专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明申请

US20090051687A1 IMAGE PROCESSING DEVICE 审中-公开
标题翻译：图像处理装置
公开(公告)号：US20090051687A1
公开(公告)日：2009-02-26
申请号：US11816576
申请日：2006-10-24
申请人： Yoshiyuki Kato , Akira Torii , Ryohei Ishida
发明人： Yoshiyuki Kato , Akira Torii , Ryohei Ishida
IPC分类号： G06T15/50
CPC分类号： G09G5/00 , G06T11/40 , G06T15/80 , G09G2360/121 , G09G2360/18
摘要： An image processing device includes a shader processor for carrying out a vertex shader process and a pixel shader process successively, a rasterizer unit for generating pixel data required for the pixel shader process on the basis of data on which the vertex shader process has been performed by said shader processor, and a feedback loop for feeding the pixel data outputted from said rasterizer unit back to said shader processor as a target for the pixel shader process which follows the vertex shader process.
摘要翻译：图像处理装置包括用于连续执行顶点着色器处理和像素着色器处理的着色器处理器，光栅化器单元，用于基于已经通过顶点着色器处理执行的数据生成像素着色器处理所需的像素数据所述着色器处理器和用于将从所述光栅化器单元输出的像素数据反馈回所述着色器处理器的反馈回路作为跟随顶点着色器处理的像素着色器处理的目标。

52. 发明授权

US07481428B2 Paper leaf detecting device 有权
标题翻译：纸叶检测装置
公开(公告)号：US07481428B2
公开(公告)日：2009-01-27
申请号：US11285201
申请日：2005-11-23
申请人： Yoshiyuki Kato
发明人： Yoshiyuki Kato
IPC分类号： B65H7/02
CPC分类号： G07D7/04
摘要： A paper leaf detecting device includes a plurality of sensors positioned at an oblique angle relative to a transporting direction of leaves of paper, the plurality of sensors being arranged in a single row that extends in a direction orthogonal to the transporting direction of the leaves of paper. The paper leaf detecting device makes it possible to detect information on leaves of paper by using their transportation to scan the leaves of paper in a direction that is orthogonal to the transporting direction. An increase in size in the transporting direction of the leaves of paper is prevented.
摘要翻译：纸叶检测装置包括相对于纸张的输送方向以倾斜角定位的多个传感器，多个传感器布置成沿与纸张的输送方向正交的方向延伸的单列。纸叶检测装置使得可以通过使用它们的传送来检测纸张的叶片上的信息以沿与传送方向正交的方向扫描纸张的纸。防止了纸张的输送方向上的尺寸增大。

53. 发明申请

US20080263500A1 Circuit-design supporting apparatus, circuit-design supporting method, computer product, and printed-circuit-board manufacturing method 有权
标题翻译：电路设计支持装置，电路设计支持方法，计算机产品和印刷电路板制造方法
公开(公告)号：US20080263500A1
公开(公告)日：2008-10-23
申请号：US11902634
申请日：2007-09-24
申请人： Yoshiyuki Kato , Hisashi Aoyama
发明人： Yoshiyuki Kato , Hisashi Aoyama
IPC分类号： G06F17/50
CPC分类号： G06F17/5054 , G06F17/5068
摘要： An FPGA-information managing unit included in a circuit-designing CAD apparatus retrieves FPGA information, such as pin-assignment information and attribute information, that is created by an FPGA-designing CAD apparatus. A library creating unit creates a symbol library by using the FPGA information. A pin-swap processing unit retrieves pin swap information from a package-designing CAD apparatus, and reflect the pin swap in the symbol library, the FPGA information, a circuit diagram, and a constrained condition.
摘要翻译：包括在电路设计CAD装置中的FPGA信息管理单元检索由FPGA设计的CAD设备创建的诸如引脚分配信息和属性信息的FPGA信息。库创建单元通过使用FPGA信息创建符号库。引脚交换处理单元从封装设计CAD设备检索引脚交换信息，并反映符号库中的引脚交换，FPGA信息，电路图和约束条件。

54. 发明申请

US20080213082A1 SUBSTRATE PROCESSING APPARATUS INSPECTION METHOD AND METHOD FOR REDUCING QUANTITY OF PARTICLES ON SUBSTRATE 有权
标题翻译：基板处理装置检查方法和方法，用于减少基板上颗粒的数量
公开(公告)号：US20080213082A1
公开(公告)日：2008-09-04
申请号：US12023316
申请日：2008-01-31
申请人： Yoshiyuki KATO
发明人： Yoshiyuki KATO
IPC分类号： H01L21/677
CPC分类号： H01L21/67069 , H01L21/67253 , H01L21/67288
摘要： It is intended to prevent an increase in the quantity of particles on a test-piece substrate having undergone processing executed at a low temperature equal to or lower than 0° C. In an inspection method adopted when inspecting the state inside a processing chamber by measuring the quantity of particles on a test-piece substrate, i.e., a test-piece wafer, the test-piece wafer W having undergone a specific type of test processing inside the processing chamber is carried out into a transfer chamber via a loadlock chamber after holding it in the loadlock chamber over a predetermined length of time while delivering a dried inert gas into the loadlock chamber. The predetermined length of time is set to a value at which the increase in the quantity of particles on the test-piece wafer can be kept down at least within an acceptable range.
摘要翻译：旨在防止在等于或低于0℃的低温下进行的经过处理的试验片基板上的颗粒数量的增加。在通过测量检查处理室内的状态时所采用的检查方法在试片基片即试片晶片上，在处理室内进行了特定类型的试验处理的试片晶片W在保持后通过负载锁定室进行转印室将其在负载锁定室中预定长度的时间，同时将干燥的惰性气体输送到负载锁定室中。预定的时间长度被设定为可以将试片晶片上的颗粒数量的增加保持在至少在可接受的范围内的值。

55. 发明授权

US07352392B2 Digital camera capable of outputting image data to external apparatus 有权
标题翻译：能够将图像数据输出到外部设备的数码相机
公开(公告)号：US07352392B2
公开(公告)日：2008-04-01
申请号：US11232775
申请日：2005-09-22
申请人： Yoshiyuki Kato
发明人： Yoshiyuki Kato
IPC分类号： H04N5/76 , H04N5/225
CPC分类号： H04N1/32101 , H04N1/00384 , H04N1/2158 , H04N5/7755 , H04N5/907 , H04N9/8047 , H04N2101/00 , H04N2201/3226 , H04N2201/3247
摘要： A digital camera is provided with a plurality of group specifying keys for specifying a use purpose of a photographed picture. In an external flash memory of the digital camera that stores the photographed pictures, a plurality of index files that correspond to the group specifying keys are generated. When any one of the plurality of group specifying keys is pressed when at least one of the recorded pictures are displayed, file names of those displayed pictures are sequentially entered in an index file corresponding to that pressed group specifying key. When using the picture file, a personal computer reads out a plurality of picture files described in an index file corresponding to a desired use purpose to then conduct the corresponding processes based on that index file.
摘要翻译：数码相机设置有用于指定拍摄图片的使用目的的多个组指定键。在存储拍摄的图像的数码相机的外部闪速存储器中，生成与组指定键对应的多个索引文件。当显示至少一个所记录的图像时，当按下多个组指定键中的任何一个时，将这些显示的图像的文件名顺序地输入到与该按下组指定键相对应的索引文件中。当使用图像文件时，个人计算机读出在与期望的使用目的对应的索引文件中描述的多个图像文件，然后基于该索引文件进行相应的处理。

56. 发明授权

US07038684B2 Rendering process apparatus capable of improving processing speed of overall graphic system 有权
公开(公告)号：US07038684B2
公开(公告)日：2006-05-02
申请号：US10200253
申请日：2002-07-23
申请人： Yoshitsugu Inoue , Hiroyuki Kawai , Junko Kobara , Yoshiyuki Kato
发明人： Yoshitsugu Inoue , Hiroyuki Kawai , Junko Kobara , Yoshiyuki Kato
IPC分类号： G06F15/00 , G06T15/00 , G09G5/36
CPC分类号： G06T15/005
摘要： An input section inputs vertex data from a host CPU or a geometry process section to a rendering main process section. The rendering main process section performs a rendering process in accordance with the vertex data inputted into the input section. Therefore, the host CPU can directly write the vertex data, which does not require a geometry process, to a rendering process apparatus and a processing speed of an overall graphics system can be thereby improved.

57. 发明申请

US20060001670A1 Rendering process apparatus capable of improving processing speed of overall graphic system 审中-公开
公开(公告)号：US20060001670A1
公开(公告)日：2006-01-05
申请号：US11218774
申请日：2005-09-06
申请人： Yoshitsugu Inoue , Hiroyuki Kawai , Junko Kobara , Yoshiyuki Kato
发明人： Yoshitsugu Inoue , Hiroyuki Kawai , Junko Kobara , Yoshiyuki Kato
IPC分类号： G06T1/20
CPC分类号： G06T15/005
摘要： An input section inputs vertex data from a host CPU or a geometry process section to a rendering main process section. The rendering main process section performs a rendering process in accordance with the vertex data inputted into the input section. Therefore, the host CPU can directly write the vertex data, which does not require a geometry process, to a rendering process apparatus and a processing speed of an overall graphics system can be thereby improved.

58. 发明授权

US06876592B2 Semiconductor memory device 失效
标题翻译：半导体存储器件
公开(公告)号：US06876592B2
公开(公告)日：2005-04-05
申请号：US10220951
申请日：2001-03-07
申请人： Hiroyuki Takahashi , Hideo Inaba , Masatoshi Sonoda , Yoshiyuki Kato , Atsushi Nakagawa
发明人： Hiroyuki Takahashi , Hideo Inaba , Masatoshi Sonoda , Yoshiyuki Kato , Atsushi Nakagawa
IPC分类号： G11C11/403 , G11C11/401 , G11C11/406 , G11C11/407 , G11C11/408 , G11C29/04 , G11C7/00
CPC分类号： G11C11/406 , G11C11/4087
摘要： A semiconductor memory device capable of accelerating address access and shortening cycle time is provided. A first address decoder (2) and first refresh address decoder (5) respectively decode an external address (Xn) supplied from outside the semiconductor memory device and a refresh address (RXn) used for refreshing within the semiconductor memory device. A multiplexer (8) selects the external address side decode signal (XnDm) or the refresh address side decode signal (XnRm) and outputs the signal as a decode signal (XnMm) based on an external address transmission signal (EXTR) and refresh address transmission signal (RFTR) so that a refresh operation and a read/write operation is performed continuously within one memory cycle. A word driver (10) then decodes decode signals (XnMm, XpMq) selected with multiplexer (8) and so forth, and activates a word line (WLmq).
摘要翻译：提供能够加速地址访问和缩短周期时间的半导体存储器件。第一地址解码器（2）和第一刷新地址解码器（5）分别解码从半导体存储器件外部提供的外部地址（Xn）和在半导体存储器件内用于刷新的刷新地址（RXn）。复用器（8）根据外部地址发送信号（EXTR）和刷新地址发送（EXTR），选择外部地址侧解码信号（XnDm）或刷新地址侧解码信号（XnRm），并输出作为解码信号（XnMm）的信号信号（RFTR），使得在一个存储器周期内连续地执行刷新操作和读/写操作。字驱动器（10）然后解码用多路复用器（8）等选择的解码信号（XnMm，XpMq），并激活字线（WLmq）。

59. 发明授权

US06654062B1 Electronic camera 失效
标题翻译：电子相机
公开(公告)号：US06654062B1
公开(公告)日：2003-11-25
申请号：US09191909
申请日：1998-11-13
申请人： Hajime Numata , Yoshiyuki Kato
发明人： Hajime Numata , Yoshiyuki Kato
IPC分类号： H04N5235
CPC分类号： H04N5/2355 , H04N5/235 , H04N5/2351 , H04N5/2354 , H04N5/238
摘要： An electronic camera comprises a flash unit. When the electric camera takes a picture using the flash unit, the electronic camera determines a first optimum flash exposure for a central area of the object to be taken and a second optimum flash exposure for a background area of the object to be taken. Further, the camera produces first image data corresponding to a picture taken under the first optimum flash exposure and second image data corresponding to a picture taken under the second optimum flash exposure. The central area of the first image data is cut out from the first image data and written over the second image data.
摘要翻译：电子照相机包括闪光单元。当电子照相机使用闪光灯单元拍摄照片时，电子照相机确定要拍摄对象的中心区域的第一最佳闪光曝光以及要拍摄对象的背景区域的第二最佳闪光曝光。此外，相机产生对应于在第一最佳闪光曝光下拍摄的照片的第一图像数据和对应于在第二最佳闪光曝光下拍摄的照片的第二图像数据。第一图像数据的中心区域从第一图像数据切出并写入第二图像数据。

60. 发明授权

US06539442B1 Selecting a CD-ROM apparatus connected in cascade with a hard disk by a CD-ROM driver switching a drive selection bit in an IDE interface 失效
标题翻译：选择通过CD-ROM驱动器级联连接到硬盘的CD-ROM设备，切换IDE接口中的驱动器选择位
公开(公告)号：US06539442B1
公开(公告)日：2003-03-25
申请号：US09545488
申请日：2000-04-10
申请人： Yoshiyuki Kato , Yasuhiro Kinoshita , Daisuki Nagai , Masanori Matsunaga
发明人： Yoshiyuki Kato , Yasuhiro Kinoshita , Daisuki Nagai , Masanori Matsunaga
IPC分类号： G06F1310
CPC分类号： G06F3/0632 , G06F3/0607 , G06F3/068
摘要： This invention is provided to simplify building a personal computer having a CD-ROM apparatus as an external memory and using an IDE-BUS I/F for connecting to the CD-ROM apparatus. Thus, a hard disk unit is connected to a master partition of the IDE-BUS I/F of the personal computer, and the CD-ROM apparatus is connected to a slave partition of the IDE-BUS I/F.
摘要翻译：提供本发明以简化构建具有作为外部存储器的CD-ROM装置的个人计算机，并且使用IDE-BUS I / F连接到CD-ROM装置。因此，硬盘单元连接到个人计算机的IDE-BUS I / F的主分区，并且CD-ROM设备连接到IDE-BUS I / F的从分区。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式