会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Arrangements for encoding and decoding digital data
    • 编码和解码数字数据的安排
    • US07992075B2
    • 2011-08-02
    • US11725401
    • 2007-03-19
    • Veerendra Bhora
    • Veerendra Bhora
    • H03M13/03
    • H03M13/4123H03M13/413
    • A method for encoding data is disclosed. The method can include receiving a first bit segment (K−1 bits) from a bit stream, storing the first bit segment, initializing an encoder with the first bit segment, start encoding and transmitting from the Kth bit to the end of the appended data stream, and appending the first bit segment (K−1 bits) to the end of the data stream. The disclose arrangements can be similar to tail-biting methods different in that the initial bits are utilized to initialize the encoded as opposed to the tail or last bit as provided by tailbiting methods.
    • 公开了一种编码数据的方法。 该方法可以包括从比特流接收第一比特段(K-1比特),存储第一比特段,初始化具有第一比特段的编码器,开始编码和从第K比特到附加数据的结尾发送 流,并将第一个位段(K-1位)附加到数据流的末尾。 公开的布置可以类似于尾巴方法,其不同之处在于,使用初始比特来初始化编码,而不是尾巴或最后一位,如尾巴方法所提供的。
    • 52. 发明授权
    • Methods and apparatuses for nonvolatile memory wear leveling
    • 非易失性存储器损耗均衡的方法和装置
    • US07917689B2
    • 2011-03-29
    • US12006013
    • 2007-12-28
    • Michael A. RothmanVincent J. Zimmer
    • Michael A. RothmanVincent J. Zimmer
    • G06F12/02
    • G06F12/0246G06F2212/7201G06F2212/7211
    • Apparatuses, systems, and computer program products that enable wear leveling of nonvolatile memory devices, such as flash memory devices, are disclosed. One or more embodiments an apparatus that has a receiver and a wear leveling module. The receiver may receive low-level write requests to update direct-mapped values of nonvolatile memory. The wear leveling module may determine physical locations of the nonvolatile memory that correspond to logical locations of the write requests. Alternative embodiments may comprise systems or apparatuses that include one or more various types of additional modules, such as low-level driver modules, error correction code modules, queue modules, bad block management modules, and flash translation layer modules. Other embodiments comprise computer program products that receive a direct-mapped low-level write request, determine a physical write location of nonvolatile memory that corresponds to a logical write location of the low-level write request.
    • 公开了能够使非易失性存储器件(例如闪速存储器件)磨损均衡的装置,系统和计算机程序产品。 一个或多个实施例,具有接收器和磨损均衡模块的装置。 接收器可以接收低级写入请求以更新非易失性存储器的直接映射值。 磨损均衡模块可以确定对应于写入请求的逻辑位置的非易失性存储器的物理位置。 替代实施例可以包括包括一个或多个各种类型的附加模块的系统或装置,例如低级驱动器模块,纠错码模块,队列模块,坏块管理模块和闪存转换层模块。 其他实施例包括接收直接映射的低级写入请求的计算机程序产品,确定对应于低级写入请求的逻辑写入位置的非易失性存储器的物理写入位置。
    • 53. 发明授权
    • Methods and arrangements for remote communications with a trusted platform module
    • 与可信平台模块进行远程通信的方法和安排
    • US07900058B2
    • 2011-03-01
    • US11513993
    • 2006-08-31
    • Bukie O. MabayojeVincent J. ZimmerClifford DuBay
    • Bukie O. MabayojeVincent J. ZimmerClifford DuBay
    • G06F11/30G06F9/00G06F7/04H04L29/06H04L9/32H04M1/66G06F21/00G06F9/06G06F21/22
    • G06F21/31G06F21/57G06F21/575
    • Methods and arrangements to provide computer security are contemplated. Embodiments include transformations, code, state machines or other logic to provide computer security by receiving over a secure network connection a message to signal physical presence to a trusted platform module (TPM) and by signaling physical presence to the TPM in response to receiving the message. Some embodiments may involve sending the message over a secure network connection. In some embodiments, the receiving may be performed by a platform system management module. In many further embodiments, the signaling may include sending a signal over a secure general purpose input/output (GPIO) line or other hardware signaling mechanism. Other further embodiments may include sending a message pursuant to the intelligent platform management interface (IPMI) or other remote management protocol. In other embodiments, the receiving may be performed by a network stack of a basic input/output system. Other embodiments are described and claimed.
    • 考虑提供计算机安全性的方法和方案。 实施例包括转换,代码,状态机或其他逻辑,以通过在安全网络连接上接收消息以将物理存在信号发送到可信平台模块(TPM)来提供计算机安全性,并且响应于接收到该消息而向TPM发信号通知物理存在 。 一些实施例可以涉及通过安全网络连接发送消息。 在一些实施例中,接收可以由平台系统管理模块执行。 在许多进一步的实施例中,信令可以包括通过安全通用输入/输出(GPIO)线路或其他硬件信令机制发送信号。 其他另外的实施例可以包括根据智能平台管理接口(IPMI)或其他远程管理协议来发送消息。 在其他实施例中,接收可以由基本输入/输出系统的网络栈执行。 描述和要求保护其他实施例。
    • 54. 发明授权
    • Methods and arrangements to remap non-volatile storage
    • 重新映射非易失性存储的方法和安排
    • US07870363B2
    • 2011-01-11
    • US12006017
    • 2007-12-28
    • Jian TangYufu LiPing Wu
    • Jian TangYufu LiPing Wu
    • G06F12/06
    • G06F12/0246G06F2212/7202G06F2212/7211
    • Methods and arrangements for remapping the map between logical space and physical space in non-volatile storage are described. Embodiments include transformations, code, state machines or other logic to divide the non-volatile storage of the computing device into two portions, a fixed portion and a floating portion. The embodiments may also include remapping in system firmware of the computing device the current map from logical space to physical space of the floating portion of the non-volatile storage. The embodiments may also include storing the revised map. The embodiments may also include using the revised map to access the floating portion of the non-volatile storage.
    • 描述了在非易失性存储器中在逻辑空间和物理空间之间重映射映射的方法和布置。 实施例包括转换,代码,状态机或将计算设备的非易失性存储器分成两部分,固定部分和浮动部分的其他逻辑。 实施例还可以包括将当前映射从计算设备的系统固件重新映射到非易失性存储器的浮动部分的逻辑空间到物理空间。 实施例还可以包括存储修改的地图。 实施例还可以包括使用修改的映射来访问非易失性存储器的浮动部分。
    • 55. 发明授权
    • Global management of local link power consumption
    • 全球管理本地链路功耗
    • US07869838B2
    • 2011-01-11
    • US12331179
    • 2008-12-09
    • Juan-Antonio Carballo
    • Juan-Antonio Carballo
    • H04B1/38G06F1/26H04L12/28
    • H04L12/10H04L45/00
    • Power reduction in links, such as transmitters and receivers, based upon global decisions such as the data transmission frequencies, communications media, and traffic types associated with links, is disclosed. In particular, embodiments take advantage of high-level decisions by reconfiguring internal circuits of transmitters and receivers of links to reduce power consumption. At the global level, a decision determines the links that are active, the data frequency at which the links operate, and the media through which the links transmit the data. At the local level, the links receive the decisions and reconfigure circuitry automatically to minimize power based upon the decisions. In some embodiments, the links may receive the decisions in the form of power modes. In further embodiments, the links may receive settings such as on/off settings, data frequency settings, and traffic/media settings, the combination of which indicates power modes.
    • 公开了基于诸如数据传输频率,通信媒体和与链路相关联的业务类型等全球决策的链路中诸如发射机和接收机之间的功率降低。 特别地,实施例通过重新配置链路的发射机和接收机的内部电路来降低功耗,来利用高级决策。 在全球层面,一个决定决定了活跃的链接,链接操作的数据频率以及链接传输数据的媒体。 在地方层面,链路会自动接收决定并自动重新配置电路,以便根据决策最小化功率。 在一些实施例中,链路可以以功率模式的形式接收决定。 在另外的实施例中,链路可以接收诸如开/关设置,数据频率设置和业务/媒体设置的设置,其组合指示功率模式。
    • 58. 发明授权
    • E-commerce transaction aggregation and processing
    • 电子商务交易汇总处理
    • US07831481B2
    • 2010-11-09
    • US11559593
    • 2006-11-14
    • Herman RodriguezNewton James SmithClifford Jay Spinac
    • Herman RodriguezNewton James SmithClifford Jay Spinac
    • G06Q30/00
    • G06Q30/06G06Q20/202G06Q20/209G06Q30/0225G06Q30/0601G06Q30/0605G06Q30/0609G06Q30/0633G06Q30/0641G06Q40/02G06Q40/08
    • Methods, systems, and media for aggregating and processing product information are disclosed. Embodiments include hardware and/or software for receiving an electronic receipt from a merchant that describes a transaction for a product by a purchaser and gathering product information from one or more sources such as the merchant, the product's manufacturer, the purchaser's bank, and/or an accessories dealer. Upon gathering the product information, the product information is associated with the transaction for the product on the electronic receipt and packaged in a standard, electronic format, an aggregated package, that is accessible and manageable by the purchaser's software, such as a personal finance manager (PFM) like Quicken™, Quickbooks™, Microsoft Money™, or the like. The aggregated package can then be sent to the purchaser via an email address supplied by the purchaser at the time of the purchaser or by the purchaser's bank while completing a funds transfer for the transaction.
    • 公开了用于聚合和处理产品信息的方法,系统和介质。 实施例包括用于从商家接收描述产品的交易的购买者的电子收据的硬件和/或软件,以及从诸如商家,产品制造商,购买者银行和/或购买者的一个或多个来源收集产品信息 配件经销商。 在收集产品信息时,产品信息与电子收据上产品的交易相关联,并以标准,电子格式,聚合包装(包括个人财务经理可访问和管理)进行包装 (PFM),如Quicken™,Quickbooks™,Microsoft Money™等。 然后,可以在购买者或购买者的银行通过购买者提供的电子邮件地址将汇总包发送给购买者,同时完成交易的资金转帐。
    • 60. 发明授权
    • Method and arrangements for utilizing NAND memory
    • 利用NAND存储器的方法和布置
    • US07793036B2
    • 2010-09-07
    • US11807694
    • 2007-05-30
    • Chee How GohEric Thian Aun TanChai Huat Gan
    • Chee How GohEric Thian Aun TanChai Huat Gan
    • G06F12/10
    • G06F12/0875G06F12/0246G06F12/0292G06F2212/7201G06F2212/7203
    • A method of utilizing NAND type memory is disclosed herein. Operating system type instructions executable by a processor can be stored in a NAND based memory. The instructions can have logical addresses that can be utilized by the processor to fetch the operating system instructions. The method can store address conversions in the NAND based memory, where the address conversions can relate logical addresses to a physical address. At least one validity flag can be assigned to the address conversions. The processor can perform a direct read of the operating system instructions from the NAND based memory in response to a first setting of a validity flag and the processor can perform an indirect read of the operating system instructions by fetching an address conversion from the NAND based memory in response to a second setting of the at least one validity flag.
    • 这里公开了利用NAND型存储器的方法。 可由处理器执行的操作系统类型指令可以存储在基于NAND的存储器中。 指令可以具有可由处理器利用以获取操作系统指令的逻辑地址。 该方法可以将地址转换存储在基于NAND的存储器中,其中地址转换可将逻辑地址与物理地址相关联。 至少一个有效标志可以分配给地址转换。 响应于有效标志的第一设置,处理器可以执行来自基于NAND的存储器的操作系统指令的直接读取,并且处理器可以通过从基于NAND的存储器获取地址转换来执行操作系统指令的间接读取 响应于所述至少一个有效性标志的第二设置。