会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 56. 发明授权
    • Multi path power for CMOS imagers
    • CMOS成像器的多路径功率
    • US08767105B2
    • 2014-07-01
    • US12887053
    • 2010-09-21
    • Giuseppe Rossi
    • Giuseppe Rossi
    • H04N3/14H04N5/20H04N5/217
    • H04N5/232H04N5/335
    • An analog signal chain for a CMOS active pixel sensor imaging system utilizes, for each amplification stage, a plurality of fixed gain amplifiers instead of a single multi-gain amplifier. The fixed gain amplifier corresponding to the desired gain level is selected and powered on and coupled to the input/output signal paths, while the non-selected fixed gain amplifier(s) are powered off and isolated from the input/output signal paths. Each fixed gain amplifier is operated at a gain bandwidth corresponding to the timing requirements of the imaging system and the gain of the amplifier. Thus, each fixed gain amplifier (other than the one corresponding to the maximum gain of a comparable multi-gain amplifier) operates at a lower level of power consumption than the comparable multi-gain amplifier.
    • 用于CMOS有源像素传感器成像系统的模拟信号链针对每个放大级使用多个固定增益放大器而不是单个多增益放大器。 选择对应于期望增益电平的固定增益放大器并通电并耦合到输入/输出信号路径,而非选择的固定增益放大器被断电并与输入/输出信号路径隔离。 每个固定增益放大器以对应于成像系统的定时要求和放大器增益的增益带宽运行。 因此,每个固定增益放大器(与可比较的多增益放大器的最大增益相对应的固定增益放大器除外)在与比较的多增益放大器相比功耗水平低的情况下工作。
    • 57. 发明授权
    • A/D converter and readout circuit
    • A / D转换器和读出电路
    • US08553112B2
    • 2013-10-08
    • US12375879
    • 2007-07-31
    • Shoji Kawahito
    • Shoji Kawahito
    • H04N5/20H04N5/217
    • H03M1/1245H03M1/181H04N5/3575H04N5/378
    • An A/D converter 11 performs multiple-times sampling on a first signal S1 in a first period T1 while performing multiple-times sampling on a second signal S2 in a second period T2. An A/D converter circuit 17 provides a digital signal in response to a signal from an output 15b of a gain stage 15 in the second period T2. The digital signal may have a value “1” or a value “0”. The A/D converter circuit 17 includes a circuit 18 providing a signal SA/DM corresponding to the number of times the value “1” appears. A switch 24 operates in response to a clock signal φs and is used to sample a signal from a pixel 2a. In a first capacitor circuit 27, a switch 29 and a capacitor 31 are connected to an inverting input 23a and a non-inverting output 23b, respectively. The switch 29 operates in response to a clock signal φ3 and is used for integration in the capacitor 31.
    • A / D转换器11对第一时段T1中的第一信号S1执行多次采样,同时在第二周期T2中对第二信号S2执行多次采样。 A / D转换电路17响应来自第二时段T2中的增益级15的输出端15b的信号提供数字信号。 数字信号可以具有值“1”或值“0”。 A / D转换电路17包括电路18,其提供与值“1”出现次数相对应的信号SA / DM。 开关24响应于时钟信号phis而工作,并用于对来自像素2a的信号进行采样。 在第一电容器电路27中,开关29和电容器31分别连接到反相输入端23a和非反相输出端23b。 开关29响应于时钟信号phi3而工作,并用于集成在电容器31中。
    • 60. 发明授权
    • Imaging apparatus having an image correction function and method for controlling the same
    • 具有图像校正功能的摄像装置及其控制方法
    • US08471935B2
    • 2013-06-25
    • US12568647
    • 2009-09-28
    • Takashi Kosaka
    • Takashi Kosaka
    • H04N5/20
    • H04N5/243H04N5/23219H04N5/2351
    • An imaging apparatus includes an image sensor configured to capture an object image, a selection unit configured to automatically select a sensitivity of the image sensor from a predetermined selectable range, and an image processing unit configured to execute correction processing in which a signal of an image captured by the image sensor which has the sensitivity selected by the selection unit is amplified. When the image processing unit is set to execute the correction processing, the selection unit sets an upper limit of the selectable range lower, compared with the upper limit thereof when the image processing unit is not set to execute the correction processing.
    • 一种成像设备,包括被配置为捕获对象图像的图像传感器,选择单元,被配置为从预定的可选择范围自动选择图像传感器的灵敏度;以及图像处理单元,被配置为执行其中图像的信号的校正处理 由具有由选择单元选择的灵敏度的图像传感器拍摄的图像被放大。 当图像处理单元被设置为执行校正处理时,当图像处理单元未被设置为执行校正处理时,选择单元将可选择范围的上限设置为与其上限相比较。