专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08195119B2 Switchable input pair operational amplifiers 有权
标题翻译：可切换输入对运算放大器
公开(公告)号：US08195119B2
公开(公告)日：2012-06-05
申请号：US12465553
申请日：2009-05-13
申请人： Marco Cassia , Aleksandar M. Tasic
发明人： Marco Cassia , Aleksandar M. Tasic
IPC分类号： H04B1/18
CPC分类号： H03F3/72 , H03F3/19 , H03F3/211 , H03F3/45183 , H03F2200/111 , H03F2200/294 , H03F2200/429 , H03F2200/451 , H03F2203/21136 , H03F2203/21178 , H03F2203/45318 , H03F2203/45352 , H03F2203/45616 , H03F2203/45702 , H03F2203/7209 , H03F2203/7215 , H03F2203/7236 , H03F2203/7239
摘要： Techniques for designing a switchable amplifier are described. In one aspect, a switchable amplifier including a core amplifier circuit configured to selectively enable one or more parallel input transistor pairs is described. The core amplifier circuit comprises a permanently enabled input transistor pair. In another aspect, a device operable between a first mode of operation and a second mode of operation comprising a receiver logic circuit for selectably enabling and disabling a plurality of input transistor pairs within a switchable amplifier is described where the switchable amplifier also includes a core amplifier circuit coupled to the receiver logic circuit for selectably enabling and disabling a transistor pair therein. The described switchable amplifiers result in the ability to provide varying amplifier performance characteristics based upon the current mode of operation of the device.
摘要翻译：描述了用于设计可切换放大器的技术。在一个方面，描述了一种可切换放大器，其包括被配置为选择性地启用一个或多个并行输入晶体管对的核心放大器电路。核心放大器电路包括永久使能的输入晶体管对。在另一方面，描述了在第一操作模式和第二操作模式之间操作的装置，其包括用于可切换地启用和禁用可切换放大器内的多个输入晶体管对的接收器逻辑电路，其中可切换放大器还包括芯放大器耦合到接收器逻辑电路的电路，用于可选地启用和禁用其中的晶体管对。所描述的可切换放大器导致基于设备的当前操作模式来提供变化的放大器性能特征的能力。

2. 发明申请

US20100289579A1 SWITCHABLE INPUT PAIR OPERATIONAL AMPLIFIERS 有权
标题翻译：可切换输入对运行放大器
公开(公告)号：US20100289579A1
公开(公告)日：2010-11-18
申请号：US12465553
申请日：2009-05-13
申请人： Marco Cassia , Aleksandar M. Tasic
发明人： Marco Cassia , Aleksandar M. Tasic
IPC分类号： H03F3/217
CPC分类号： H03F3/72 , H03F3/19 , H03F3/211 , H03F3/45183 , H03F2200/111 , H03F2200/294 , H03F2200/429 , H03F2200/451 , H03F2203/21136 , H03F2203/21178 , H03F2203/45318 , H03F2203/45352 , H03F2203/45616 , H03F2203/45702 , H03F2203/7209 , H03F2203/7215 , H03F2203/7236 , H03F2203/7239
摘要： Techniques for designing a switchable amplifier are described. In one aspect, a switchable amplifier including a core amplifier circuit configured to selectively enable one or more parallel input transistor pairs is described. The core amplifier circuit comprises a permanently enabled input transistor pair. In another aspect, a device operable between a first mode of operation and a second mode of operation comprising a receiver logic circuit for selectably enabling and disabling a plurality of input transistor pairs within a switchable amplifier is described where the switchable amplifier also includes a core amplifier circuit coupled to the receiver logic circuit for selectably enabling and disabling a transistor pair therein. The described switchable amplifiers result in the ability to provide varying amplifier performance characteristics based upon the current mode of operation of the device.
摘要翻译：描述了用于设计可切换放大器的技术。在一个方面，描述了一种可切换放大器，其包括被配置为选择性地启用一个或多个并行输入晶体管对的核心放大器电路。核心放大器电路包括永久使能的输入晶体管对。在另一方面，描述了在第一操作模式和第二操作模式之间操作的装置，其包括用于可切换地启用和禁用可切换放大器内的多个输入晶体管对的接收器逻辑电路，其中可切换放大器还包括芯放大器耦合到接收器逻辑电路的电路，用于可选地启用和禁用其中的晶体管对。所描述的可切换放大器导致基于设备的当前操作模式来提供变化的放大器性能特征的能力。

3. 发明申请

US20110200161A1 DIFFERENTIAL QUADRATURE DIVIDE-BY-THREE CIRCUIT WITH DUAL FEEDBACK PATH 有权
标题翻译：具有双重反馈路径的差分三角三线电路
公开(公告)号：US20110200161A1
公开(公告)日：2011-08-18
申请号：US12836774
申请日：2010-07-15
申请人： Aleksandar M. Tasic , Junxiong Deng , Dongjiang Qiao
发明人： Aleksandar M. Tasic , Junxiong Deng , Dongjiang Qiao
IPC分类号： H03K21/00
CPC分类号： H03K21/08 , H03K23/66 , H03L7/1976
摘要： A divide-by-three circuit includes a chain of three dynamic flip-flops and a feedback circuit of combinatorial logic. The divide-by-three circuit receives a clock signal that synchronously clocks each dynamic flip-flop. The feedback circuit supplies a feedback signal onto the first dynamic-flop of the chain. In a first mode, a signal from a slave stage of the first flip-flop and a signal from a slave stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. In a second mode, a signal from a master stage of the first flip-flop and a signal from a master stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. By proper selection of the mode, the frequency range of the overall divider is extended. Combinatorial logic converts thirty-three percent duty cycle signals from the flip-flop chain into fifty percent duty cycle quadrature signals.
摘要翻译：三分之一电路包括三个动态触发器链和组合逻辑的反馈电路。分频电路接收时钟信号，同步地对每个动态触发器进行时钟。反馈电路将反馈信号提供给链的第一动态触发器。在第一模式中，来自第一触发器的从动级的信号和来自第二触发器的从动级的信号由反馈电路用于产生反馈信号。在第二模式中，来自第一触发器的主级的信号和来自第二触发器的主级的信号由反馈电路用于产生反馈信号。通过正确选择该模式，扩展整体分频器的频率范围。组合逻辑将三十三％的占空比信号从触发器链转换为五十％的占空比正交信号。

4. 发明授权

US08368434B2 Differential quadrature divide-by-three circuit with dual feedback path 有权
标题翻译：具有双反馈路径的差分正交分频除电路
公开(公告)号：US08368434B2
公开(公告)日：2013-02-05
申请号：US12836774
申请日：2010-07-15
申请人： Aleksandar M. Tasic , Junxiong Deng , Dongjiang Qiao
发明人： Aleksandar M. Tasic , Junxiong Deng , Dongjiang Qiao
IPC分类号： H03K21/00
CPC分类号： H03K21/08 , H03K23/66 , H03L7/1976
摘要： A divide-by-three circuit includes a chain of three dynamic flip-flops and a feedback circuit of combinatorial logic. The divide-by-three circuit receives a clock signal that synchronously clocks each dynamic flip-flop. The feedback circuit supplies a feedback signal onto the first dynamic-flop of the chain. In a first mode, a signal from a slave stage of the first flip-flop and a signal from a slave stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. In a second mode, a signal from a master stage of the first flip-flop and a signal from a master stage of the second flip-flop are used by the feedback circuit to generate the feedback signal. By proper selection of the mode, the frequency range of the overall divider is extended. Combinatorial logic converts thirty-three percent duty cycle signals from the flip-flop chain into fifty percent duty cycle quadrature signals.
摘要翻译：三分之一电路包括三个动态触发器链和组合逻辑的反馈电路。分频电路接收时钟信号，同步地对每个动态触发器进行时钟。反馈电路将反馈信号提供给链的第一动态触发器。在第一模式中，由反馈电路使用来自第一触发器的从动级的信号和来自第二触发器的从动级的信号以产生反馈信号。在第二模式中，来自第一触发器的主级的信号和来自第二触发器的主级的信号由反馈电路用于产生反馈信号。通过正确选择该模式，扩展整体分频器的频率范围。组合逻辑将三十三％的占空比信号从触发器链转换为五十％的占空比正交信号。

5. 发明授权

US08175566B2 Multiple multi-mode low-noise amplifier receiver with shared degenerative inductors 失效
标题翻译：具有共享退化电感的多模多低频放大器接收器
公开(公告)号：US08175566B2
公开(公告)日：2012-05-08
申请号：US12478675
申请日：2009-06-04
申请人： Aleksandar M. Tasic , Marco Cassia
发明人： Aleksandar M. Tasic , Marco Cassia
IPC分类号： H04B1/10
CPC分类号： H04B1/406 , H03F3/195 , H03F3/45179 , H03F3/45475 , H03F3/72 , H03F2203/45386 , H03F2203/45394 , H03F2203/7209
摘要： A device with multiple multi-mode low-noise amplifiers (LNAs), each with common operating modes and separate operating frequency bands, are coupled to shared degenerative inductors for common operating modes. Common load inductors are coupled to the multi-mode LNA outputs to reduce the number of load inductors required. The multi-mode LNAs have parallel transistor gain stages and form part of an integrated circuit (IC) for use in a wireless communication receiver. Each multi-mode LNA has the capability to switch between at least one higher linearity transistor gain stage and at least one lower linearity transistor gain stage for different operating modes. Multiple lower linearity transistor gain stages for different multi-mode LNAs may be merged into a single lower linearity transistor gain stage shared among multiple multi-mode LNAs through multiple RF switches between a set of common RF inputs and common inputs and common input matching networks.
摘要翻译：具有多个多模低噪声放大器（LNA）的器件，每个具有共同的工作模式和独立的工作频带，被耦合到用于常见工作模式的共享退化电感器。常见的负载电感器耦合到多模LNA输出，以减少所需的负载电感器的数量。多模LNA具有并联晶体管增益级并且构成用于无线通信接收机的集成电路（IC）的一部分。每个多模式LNA具有在至少一个较高线性度晶体管增益级与用于不同操作模式的至少一个较低线性度晶体管增益级之间切换的能力。用于不同多模LNA的多个下线性晶体管增益级可以通过一组公共RF输入和公共输入和公共输入匹配网络之间的多个RF开关合并到多个多模LNA之间共享的单个下线性晶体管增益级中。

6. 发明申请

US20100311378A1 MULTIPLE MULTI-MODE LOW-NOISE AMPLIFIER RECEIVER WITH SHARED DEGENERATIVE INDUCTORS 失效
标题翻译：多模式多通道低噪声放大器接收器，具有共享衰减电感
公开(公告)号：US20100311378A1
公开(公告)日：2010-12-09
申请号：US12478675
申请日：2009-06-04
申请人： Aleksandar M. Tasic , Marco Cassia
发明人： Aleksandar M. Tasic , Marco Cassia
IPC分类号： H04B1/10 , H03F3/68
CPC分类号： H04B1/406 , H03F3/195 , H03F3/45179 , H03F3/45475 , H03F3/72 , H03F2203/45386 , H03F2203/45394 , H03F2203/7209
摘要： A device with multiple multi-mode low-noise amplifiers (LNAs), each with common operating modes and separate operating frequency bands, are coupled to shared degenerative inductors for common operating modes. Common load inductors are coupled to the multi-mode LNA outputs to reduce the number of load inductors required. The multi-mode LNAs have parallel transistor gain stages and form part of an integrated circuit (IC) for use in a wireless communication receiver. Each multi-mode LNA has the capability to switch between at least one higher linearity transistor gain stage and at least one lower linearity transistor gain stage for different operating modes. Multiple lower linearity transistor gain stages for different multi-mode LNAs may be merged into a single lower linearity transistor gain stage shared among multiple multi-mode LNAs through multiple RF switches between a set of common RF inputs and common inputs and common input matching networks.
摘要翻译：具有多个多模低噪声放大器（LNA）的器件，每个具有共同的工作模式和独立的工作频带，耦合到用于常见工作模式的共享退化电感器。常见的负载电感器耦合到多模LNA输出，以减少所需的负载电感器的数量。多模LNA具有并联晶体管增益级并且构成用于无线通信接收机的集成电路（IC）的一部分。每个多模式LNA具有在至少一个较高线性度晶体管增益级与用于不同操作模式的至少一个较低线性度晶体管增益级之间切换的能力。用于不同多模LNA的多个下线性晶体管增益级可以通过一组公共RF输入和公共输入和公共输入匹配网络之间的多个RF开关合并到多个多模LNA之间共享的单个下线性晶体管增益级中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式