专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110161702A1 TECHNIQUES FOR ENTERING A LOW-POWER LINK STATE 有权
标题翻译：输入低功率连接状态的技术
公开(公告)号：US20110161702A1
公开(公告)日：2011-06-30
申请号：US13042104
申请日：2011-03-07
申请人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
发明人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
IPC分类号： G06F1/32 , G06F15/16
CPC分类号： H04W52/28 , H04L1/0045 , H04L1/0057 , H04L1/0061 , H04W52/287 , H04W52/48
摘要： Techniques to cause a point-to-point link between system components to engage in a negotiation process that may lead to the link transitioning from an active state in which data may be transmitted between system components to a low power state where data may not be transmitted. The negotiation process may occur between each pair of nodes within an electronic system that are interconnected via point-to-point link. The negotiation may ensure that there are no pending transactions or transactions that may occur within an upcoming period of time. Through this negotiation each component acknowledges and agrees to transition the link to the low power state.
摘要翻译：导致系统组件之间的点对点链路参与可能导致从数据可能在系统组件之间传输到活动状态的链接到可能不被传输数据的低功率状态的协商过程的技术。协商过程可能发生在通过点对点链路互连的电子系统内的每对节点之间。谈判可以确保在即将到来的时间段内没有可能发生的待处理交易或交易。通过此协商，每个组件确认并同意将链路转换为低功率状态。

2. 发明申请

US20080002585A1 Dynamic link width modulation 有权
标题翻译：动态链路宽度调制
公开(公告)号：US20080002585A1
公开(公告)日：2008-01-03
申请号：US11479289
申请日：2006-06-29
申请人： Robert J. Safranek , Selim Bilgin
发明人： Robert J. Safranek , Selim Bilgin
IPC分类号： H04J1/16 , H04J3/16
CPC分类号： H04J3/1682
摘要： Techniques for dynamically adjusting point-to-point link width based, at least in part, on link conditions. When operating at full power and at the highest performance level, the full width of a point-to-point link may be utilized to transmit data between the end points. If the link is not fully utilized, a portion (e.g., one half or one quarter) of the link may remain active for communication purposes.
摘要翻译：至少部分地基于链路条件来动态调整点对点链路宽度的技术。当以全功率和最高性能水平运行时，点对点链路的全部宽度可用于在端点之间传输数据。如果链路没有被充分利用，链路的一部分（例如，一半或四分之一）可以保持活动以用于通信目的。

3. 发明申请

US20110296216A1 INTEGRATION OF PROCESSOR AND INPUT/OUTPUT HUB 有权
标题翻译：处理器和输入/输出总线的集成
公开(公告)号：US20110296216A1
公开(公告)日：2011-12-01
申请号：US12791836
申请日：2010-06-01
申请人： Lily Pao Looi , Stephan J. Jourdan , Selim Bilgin , Sin S. Tan , Anant S. Deval , Srikanth T. Srinivasan
发明人： Lily Pao Looi , Stephan J. Jourdan , Selim Bilgin , Sin S. Tan , Anant S. Deval , Srikanth T. Srinivasan
IPC分类号： G06F1/32
CPC分类号： G06F1/3243 , G06F1/3206 , G06F1/324 , G06F1/3287 , Y02D10/126 , Y02D10/171
摘要： Methods and apparatus for integration of a processor and an input/output hub are described. In one embodiment, a sideband signal may cause change in a power management state of a processor or an integrated I/O logic. A single integrated circuit die may include both the processor and the integrated I/O logic. Other embodiments are also disclosed.
摘要翻译：描述了用于集成处理器和输入/输出集线器的方法和装置。在一个实施例中，边带信号可能导致处理器或集成I / O逻辑的电源管理状态的改变。单个集成电路管芯可以包括处理器和集成I / O逻辑。还公开了其他实施例。

4. 发明授权

US07783959B2 Apparatus and method for reduced power consumption communications over a physical interconnect 有权
标题翻译：通过物理互连降低功耗通信的装置和方法
公开(公告)号：US07783959B2
公开(公告)日：2010-08-24
申请号：US11387407
申请日：2006-03-23
申请人： Robert J Safranek , Aaron T Spink , Selim Bilgin
发明人： Robert J Safranek , Aaron T Spink , Selim Bilgin
IPC分类号： H03M13/00
CPC分类号： G06F1/32 , G06F1/3253 , Y02D10/151
摘要： A system and method for reduced power consumption communications over a physical interconnect is described. In an embodiment, an input/output circuit includes a port to receive a transmission unit via an interconnect, a combining module coupled to the port to append at least one of a first and a second indicator to the transmission unit, a first adder module to generate the first indicator, indicating that the transmission unit is a starting transmission unit of a set of related transmission units, a second adder module to generate the second indicator, indicating that the starting transmission unit of the set of related transmission units has already been received, and logic to determine at least one of the start and end boundaries of the set of related transmission units.
摘要翻译：描述了通过物理互连降低功耗通信的系统和方法。在一个实施例中，输入/输出电路包括经由互连接收传输单元的端口，耦合到端口的组合模块，以将第一和第二指示符中的至少一个附加到传输单元;第一加法器模块，产生第一指示符，指示发送单元是一组相关发送单元的起始发送单元，生成第二指示符的第二加法器模块，指示已经接收到该组相关发送单元的起始发送单元以及用于确定所述一组相关传输单元的开始和结束边界中的至少一个的逻辑。

5. 发明申请

US20100115312A1 TECHNIQUES FOR ENTERING A LOW-POWER LINK STATE 有权
标题翻译：输入低功率连接状态的技术
公开(公告)号：US20100115312A1
公开(公告)日：2010-05-06
申请号：US12685874
申请日：2010-01-12
申请人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
发明人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
IPC分类号： G06F1/32
CPC分类号： H04W52/28 , H04L1/0045 , H04L1/0057 , H04L1/0061 , H04W52/287 , H04W52/48
摘要： Techniques to cause a point-to-point link between system components to engage in a negotiation process that may lead to the link transitioning from an active state in which data may be transmitted between system components to a low power state where data may not be transmitted. The negotiation process may occur between each pair of nodes within an electronic system that are interconnected via point-to-point link. The negotiation may ensure that there are no pending transactions or transactions that may occur within an upcoming period of time. Through this negotiation each component acknowledges and agrees to transition the link to the low power state.
摘要翻译：导致系统组件之间的点对点链路参与可能导致从数据可能在系统组件之间传输到活动状态的链接到可能不被传输数据的低功率状态的协商过程的技术。协商过程可能发生在通过点对点链路互连的电子系统内的每对节点之间。谈判可以确保在即将到来的时间段内没有可能发生的待处理交易或交易。通过此协商，每个组件确认并同意将链路转换为低功率状态。

6. 发明授权

US08850250B2 Integration of processor and input/output hub 有权
标题翻译：处理器和输入/输出集线器的集成
公开(公告)号：US08850250B2
公开(公告)日：2014-09-30
申请号：US12791836
申请日：2010-06-01
申请人： Lily Pao Looi , Stephan J. Jourdan , Selim Bilgin , Sin S. Tan , Anant S. Deval , Srikanth T. Srinivasan
发明人： Lily Pao Looi , Stephan J. Jourdan , Selim Bilgin , Sin S. Tan , Anant S. Deval , Srikanth T. Srinivasan
IPC分类号： G06F1/32
CPC分类号： G06F1/3243 , G06F1/3206 , G06F1/324 , G06F1/3287 , Y02D10/126 , Y02D10/171
摘要： Methods and apparatus for integration of a processor and an input/output hub are described. In one embodiment, a sideband signal may cause change in a power management state of a processor or an integrated I/O logic. A single integrated circuit die may include both the processor and the integrated I/O logic. Other embodiments are also disclosed.
摘要翻译：描述了用于集成处理器和输入/输出集线器的方法和装置。在一个实施例中，边带信号可能导致处理器或集成I / O逻辑的电源管理状态的改变。单个集成电路管芯可以包括处理器和集成I / O逻辑。还公开了其他实施例。

7. 发明申请

US20090157933A1 Communication bus power state management 有权
公开(公告)号：US20090157933A1
公开(公告)日：2009-06-18
申请号：US12378210
申请日：2009-02-12
申请人： Shaun Conrad , Robert Safranek , Selim Bilgin
发明人： Shaun Conrad , Robert Safranek , Selim Bilgin
IPC分类号： G06F1/00 , G06F13/14
CPC分类号： G06F1/3203 , G06F1/3287 , Y02D10/171
摘要： Methods and apparatus to manage communication bus power states are described. In one embodiment, an apparatus comprises a bus including a master node and at least a first slave node, logic to transmit a first power state change request from the master node to the first slave node, logic to receive the first power state change request in the first slave node, and logic to designate the first slave node as the master node when the first slave node denies the first power state change request.

8. 发明申请

US20080005636A1 Techniques for entering a low-power link state 有权
标题翻译：用于进入低功率链路状态的技术
公开(公告)号：US20080005636A1
公开(公告)日：2008-01-03
申请号：US11480065
申请日：2006-06-29
申请人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
发明人： Shaun M. Conrad , Robert J. Safranek , Selim Bilgin
IPC分类号： H04L1/18 , G08C25/02
CPC分类号： H04W52/28 , H04L1/0045 , H04L1/0057 , H04L1/0061 , H04W52/287 , H04W52/48
摘要： Techniques to cause a point-to-point link between system components to engage in a negotiation process that may lead to the link transitioning from an active state in which data may be transmitted between system components to a low power state where data may not be transmitted. The negotiation process may occur between each pair of nodes within an electronic system that are interconnected via point-to-point link. The negotiation may ensure that there are no pending transactions or transactions that may occur within an upcoming period of time. Through this negotiation each component acknowledges and agrees to transition the link to the low power state.
摘要翻译：导致系统组件之间的点对点链路参与可能导致从数据可能在系统组件之间传输到活动状态的链接到可能不被传输数据的低功率状态的协商过程的技术。协商过程可能发生在通过点对点链路互连的电子系统内的每对节点之间。谈判可以确保在即将到来的时间段内没有可能发生的待处理交易或交易。通过此协商，每个组件确认并同意将链路转换为低功率状态。

9. 发明授权

US06772322B1 Method and apparatus to monitor the performance of a processor 有权
标题翻译：监视处理器性能的方法和装置
公开(公告)号：US06772322B1
公开(公告)日：2004-08-03
申请号：US09489141
申请日：2000-01-21
申请人： Amit Merchant , Selim Bilgin , Brinkley Sprunt
发明人： Amit Merchant , Selim Bilgin , Brinkley Sprunt
IPC分类号： G06F1500
CPC分类号： G06F11/3466 , G06F11/348 , G06F2201/86 , G06F2201/88
摘要： A method and apparatus to monitor the performance of a processor. A performance specifier specifies a performance data corresponding to the performance. The performance data includes an event and an instruction causing the event. A tag generator is coupled to the performance specifier to generate a performance tag associated with the instruction. The performance tag is stored in a storage. A retirement performance monitor is coupled to the storage to extract the performance tag when the instruction is retired.
摘要翻译：一种监视处理器性能的方法和装置。性能说明符指定与性能相对应的性能数据。性能数据包括引起事件的事件和指令。标签发生器耦合到性能说明符以产生与指令相关联的性能标签。性能标签存储在存储器中。退出性能监视器耦合到存储器以在指令退出时提取性能标签。

10. 发明申请

US20130336336A1 METHOD, APPARATUS, AND SYSTEM FOR ENABLING PLATFORM POWER STATES 有权
标题翻译：用于启动平台电力状态的方法，装置和系统
公开(公告)号：US20130336336A1
公开(公告)日：2013-12-19
申请号：US13971729
申请日：2013-08-20
申请人： Selim Bilgin , Lily P. Looi , Jeffrey C. Swanson
发明人： Selim Bilgin , Lily P. Looi , Jeffrey C. Swanson
IPC分类号： H04L12/12
CPC分类号： H04L12/12 , G06F1/3203 , H04L12/10
摘要： To address the need for power management, the following facilitates maintaining power states in an efficient manner based at least in part on managing packets at different layers of an input/output interface that supports multiple layers. One specific example prevents a destructive event for link layer control logic because packets and information might have been lost or dropped due to a hang condition and/or a dropped packet. In yet another example of power management, this facilitates a low power platform state by preventing the loss of packets or data upon exiting a platform power state upon initiation of a link reset condition by preventing certain types of packets from reaching link layer controller logic.
摘要翻译：为了解决对电力管理的需要，以下有助于以至少部分地基于在支持多层的输入/输出接口的不同层处理分组的方式以有效的方式维持功率状态。一个具体示例防止链路层控制逻辑的破坏性事件，因为由于挂起条件和/或丢弃的分组，分组和信息可能已经丢失或丢弃。在功率管理的另一示例中，这通过防止在启动链路复位条件时通过防止某些类型的分组到达链路层控制器逻辑而退出平台功率状态时丢失分组或数据来促进低功率平台状态。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式