会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 92. 发明申请
    • FREQUENCY SYNTHESIZER
    • 频率合成器
    • US20090108945A1
    • 2009-04-30
    • US12063453
    • 2006-07-24
    • Hiroshi KodamaAkio Tanaka
    • Hiroshi KodamaAkio Tanaka
    • H03L7/085
    • H03B21/02
    • A frequency synthesizer switches the frequency at a high rate, is of low power consumption, and has a high signal-to-noise ratio. CMOS quadrature VCOs 31, 32 generate and output four-phase signals 36, 37, respectively. CMOS selector 33 selects either one of two four-phase signals 36, 37 generated by CMOS quadrature VCOs 31, 32 and outputs the selected signal as output signal 38. CMOS SSB mixer 34 multiplies output signal 38 selected by CMOS selector 33 and four-phase input signal 39 input from an external source by each other to generate a signal having a frequency represented by the sum of, or the difference between, the frequency of output signal 38 and the frequency of four-phase input signal 39, and outputs the generated signal as output signal 40. CML buffer 35 adjusts the level of output signal 40 from CMOS SSB mixer 34 and outputs the level-adjusted signal to another circuit.
    • 频率合成器以高速率切换频率,功耗低,具有较高的信噪比。 CMOS正交VCO 31,32分别产生并输出四相信号36,37。 CMOS选择器33选择由CMOS正交VCO31,32产生的两个四相信号36,37中的任一个,并输出所选择的信号作为输出信号38.CMOS SSB混频器34将由CMOS选择器33选择的输出信号38和四相 输入信号39从外部源输入,以产生具有由输出信号38的频率和四相输入信号39的频率的和之和或其差之和表示的频率的信号,并输出所产生的 信号作为输出信号40.CML缓冲器35调整来自CMOS SSB混频器34的输出信号40的电平,并将电平调整信号输出到另一电路。
    • 95. 发明申请
    • SYNTHESIZER
    • 合成器
    • US20070085612A1
    • 2007-04-19
    • US11563432
    • 2006-11-27
    • Hiroshi Kodama
    • Hiroshi Kodama
    • H03L7/00
    • H03L7/18
    • A synthesizer that has a phase detector 8 and a charge pump circuit 9 for injecting an electric charge, or pulling it out that corresponded to a frequency difference of an input, a low-pass filter 11 for converting this electric charge into a voltage, a voltage control oscillator (VCO) 13 for changing an output frequency for this input voltage, a divider 14 for dividing the frequency of the input, and a voltage holding circuit 10 for holding the input voltage for a plurality of output frequencies of the VCO. A holding voltage of the voltage holding circuit 10 is switched with a switch 12, and the frequency of an output clock signal 3 is switched.
    • 具有相位检测器8和电荷泵电路9的合成器,用于将用于将该电荷转换为电压的低通滤波器11注入电荷或将其输出对应于输入的频率差, 用于改变该输入电压的输出频率的压控振荡器(VCO)13,用于分频输入频率的分频器14以及用于保持VCO的多个输出频率的输入电压的电压保持电路10。 电压保持电路10的保持电压用开关12切换,输出时钟信号3的频率被切换。
    • 98. 发明申请
    • Synthesizer
    • 合成器
    • US20050012528A1
    • 2005-01-20
    • US10889122
    • 2004-07-13
    • Hiroshi Kodama
    • Hiroshi Kodama
    • H03B21/00H03L7/18H04B1/26H04L7/00H04L27/38
    • H03L7/18
    • A synthesizer that has a phase detector 8 and a charge pump circuit 9 for injecting an electric charge, or pulling it out that corresponded to a frequency difference of an input, a low-pass filter 11 for converting this electric charge into a voltage, a voltage control oscillator (VCO) 13 for changing an output frequency for this input voltage, a divider 14 for dividing the frequency of the input, and a voltage holding circuit 10 for holding the input voltage for a plurality of output frequencies of the VCO. A holding voltage of the voltage holding circuit 10 is switched with a switch 12, and the frequency of an output clock signal 3 is switched.
    • 具有相位检测器8和电荷泵电路9的合成器,用于将用于将该电荷转换为电压的低通滤波器11注入电荷或将其输出对应于输入的频率差, 用于改变该输入电压的输出频率的压控振荡器(VCO)13,用于分频输入频率的分频器14以及用于保持VCO的多个输出频率的输入电压的电压保持电路10。 电压保持电路10的保持电压用开关12切换,输出时钟信号3的频率被切换。