会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 12. 发明申请
    • DIGITAL SIGNAL ROUTING CIRCUIT
    • US20210185441A1
    • 2021-06-17
    • US17187898
    • 2021-03-01
    • Cirrus Logic International Semiconductor Ltd.
    • Graeme Gordon MackayJonathan Timothy WignerGordon Richard McLeod
    • H04R3/00H04H60/04
    • An integrated circuit for digital signal routing. The integrated circuit has analog and digital inputs and outputs, including digital interfaces for connection to other integrated circuits. Inputs, including the digital interfaces, act as data sources. Outputs, including the digital interfaces, act as data destinations. The integrated circuit also includes signal processing blocks, which can act as data sources and data destinations. Signal routing is achieved by means of a multiply-accumulate block, which takes data from one or more data source and, after any required scaling, generates output data for a data destination. Data from a data source is buffered for an entire period of a data sample clock so that the multiply-accumulate block can retrieve the data at any point in the period, and output data of the multiply-accumulate block is buffered for an entire period of the data sample clock so that the data destination can retrieve the data at any point in the period. Multiple signal paths can be defined by configuration data supplied to the device, either by a user, or by software. The multiply-accumulate block operates on a time division multiplexed basis, so that multiple signal paths can be processed within one period of the sample clock. Each signal path has a respective sample clock rate, and paths with different sample clock rates can be routed through the multiply-accumulate block on a time division multiplexed basis independently of each other. Thus, speech signals at 8 kHz or 16 kHz can be processed concurrently with audio data at 44.ikHz or 48 kHz.
    • 20. 发明申请
    • SINGLE KNOB PRE-AMPLIFIER GAIN-TRIM AND FADER
    • US20190312556A1
    • 2019-10-10
    • US16415652
    • 2019-05-17
    • Crestron Electronics, Inc.
    • Philip BellinghamKrunoslav Draganovic
    • H03F3/181H04R3/04H03G3/02H04R3/00H04H60/04H03G3/34H03G3/30H03F3/45H03F1/26
    • According to a first aspect of the embodiments, a microphone mixer is provided comprising: an input adapted to receive differential microphone (mic) output signals; a gain-trim circuit adapted to receive the differential mic output signals, and which includes a substantially fully differential amplifier adapted to amplify the received differential mic output signals through use of a gain-trim output adjustment device that provides a variable gain amount ranging from a first gain-trim gain value to a second gain-trim gain value, to produce differential gain-trim circuit output signals; a fader circuit adapted to receive the differential gain-trim circuit output signals, and which includes a differential amplifier adapted to attenuate the received differential gain-trim circuit output signals through use of a fader output adjustment device that provides a variable gain amount ranging from a first fader gain value to a second fader value; and a common adjustment apparatus that mechanically ties the gain-trim output adjustment device with the fader output adjustment device such that the first gain-trim gain value and first fader gain value are obtained substantially simultaneously at a first position of the common adjustment apparatus, and the second gain-trim gain value and second fader gain value are obtained substantially simultaneously at a second position of the common adjustment apparatus.