专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07739667B2 Parallelism performance analysis based on execution trace information 有权
标题翻译：基于执行跟踪信息的并行性能分析
公开(公告)号：US07739667B2
公开(公告)日：2010-06-15
申请号：US11254232
申请日：2005-10-19
申请人： Charles David Callahan, II , Keith Arnett Shields , Preston Pengra Briggs, III
发明人： Charles David Callahan, II , Keith Arnett Shields , Preston Pengra Briggs, III
IPC分类号： G06F9/44 , G06F9/445
CPC分类号： G06F11/3636 , G06F11/323 , G06F11/3404 , G06F11/3409 , G06F11/3466 , G06F11/3664 , G06F2201/86 , G06F2201/88
摘要： A system for conducting performance analysis for executing tasks. The analysis involves generating a variety of trace information related to performance measures, including parallelism-related information, during execution of the task. In order to generate the trace information, target source code of interest is compiled in such a manner that executing the resulting executable code will generate execution trace information composed of a series of events. Each event stores trace information related to a variety of performance measures for the one or more processors and protection domains used. After the execution trace information has been generated, the system can use that trace information and a trace information description file to produce useful performance measure information. The trace information description file contains information that describes the types of execution events as well as the structure of the stored information. The system uses the trace information description file to organize the information in the trace information file, extracts a variety of types of performance measure information from the organized trace information, and formats the extracted information for display. The system can use default or user-defined functions to extract and format trace information for display. After the system displays one or more types of performance measure information, a user of the system can then interact with the system in a variety of ways to obtain other useful performance analysis information.
摘要翻译：执行任务执行性能分析的系统。分析涉及在执行任务期间生成与性能测量相关的各种跟踪信息，包括并行性相关信息。为了生成跟踪信息，以这样一种方式编译感兴趣的目标源代码，即执行所得到的可执行代码将生成由一系列事件组成的执行跟踪信息。每个事件存储与使用的一个或多个处理器和保护域的各种性能测量相关的跟踪信息。在生成执行跟踪信息之后，系统可以使用跟踪信息和跟踪信息描述文件来产生有用的性能测量信息。跟踪信息描述文件包含描述执行事件的类型以及存储信息的结构的信息。系统使用跟踪信息描述文件组织跟踪信息文件中的信息，从有组织的跟踪信息中提取各种类型的性能测量信息，并格式化提取的信息进行显示。系统可以使用默认或用户定义的函数来提取和格式化跟踪信息进行显示。在系统显示一种或多种类型的性能测量信息之后，系统的用户然后可以以各种方式与系统交互以获得其他有用的性能分析信息。

22. 发明申请

US20100122254A1 BATCH AND APPLICATION SCHEDULER INTERFACE LAYER IN A MULTIPROCESSOR COMPUTING ENVIRONMENT 审中-公开
标题翻译：多处理器计算环境中的批处理和应用调度接口层
公开(公告)号：US20100122254A1
公开(公告)日：2010-05-13
申请号：US12268916
申请日：2008-11-11
申请人： Michael Karo
发明人： Michael Karo
IPC分类号： G06F9/46
CPC分类号： G06F9/5072 , G06F9/5027 , H04L67/10
摘要： A multiprocessor computer system batch system interface between an application level placement scheduler and one or more batch systems comprises a predefined protocol operable to convey processing node resource request and availability data between the application level placement scheduler and the one or more batch systems.
摘要翻译：应用级布置调度程序和一个或多个批处理系统之间的多处理器计算机系统批处理系统接口包括可用于在应用级布置调度器和一个或多个批处理系统之间传送处理节点资源请求和可用性数据的预定义协议。

23. 发明授权

US07587305B2 Transistor level verilog 有权
标题翻译：晶体管级Verilog
公开(公告)号：US07587305B2
公开(公告)日：2009-09-08
申请号：US10180265
申请日：2002-06-26
申请人： Robert J. Lutz , Mark S. Birrittella , Eric C. Fromm , Harro Zimmermann
发明人： Robert J. Lutz , Mark S. Birrittella , Eric C. Fromm , Harro Zimmermann
IPC分类号： G06F17/50
CPC分类号： G06F17/5022 , G06F17/5036
摘要： A method includes specifying a first set of interconnected devices associated with a first leaf cell in Verilog syntax, and specifying a second set of interconnected devices associated with a second leaf cell in Verilog syntax. A connection between the first leaf cell and the second leaf cell is also specified in Verilog syntax. This specifies a circuit. The functionality of the logic can be tested by running a logic simulation on the circuit without converting to Verilog syntax. The Verilog syntax, associated with the circuit, can be converted directly from Verilog syntax to a SPICE netlist. The SPICE netlist can be used to simulate the timing and other parameters of the circuit. The Verilog syntax can be used to verify the circuit. Also included are a computer readable medium including an instruction set for the above method, and a data structure necessary to carry out the above method.
摘要翻译：一种方法包括在Verilog语法中指定与第一叶单元相关联的第一组互连设备，以及在Verilog语法中指定与第二叶单元相关联的第二组互连设备。在Verilog语法中也指定了第一个叶单元和第二个叶单元之间的连接。这指定一个电路。可以通过在电路上运行逻辑仿真而不转换为Verilog语法来测试逻辑的功能。与电路相关的Verilog语法可以直接从Verilog语法转换为SPICE网表。 SPICE网表可用于模拟电路的时序和其他参数。 Verilog语法可用于验证电路。还包括包括用于上述方法的指令集的计算机可读介质，以及执行上述方法所需的数据结构。

24. 发明授权

US07558910B2 Detecting access to a memory location in a multithreaded environment 有权
标题翻译：检测对多线程环境中的内存位置的访问
公开(公告)号：US07558910B2
公开(公告)日：2009-07-07
申请号：US10697128
申请日：2003-10-30
申请人： Gail A. Alverson , Charles David Callahan, II , Simon H. Kahan , Brian D. Koblenz , Allan Porterfield , Burton J. Smith
发明人： Gail A. Alverson , Charles David Callahan, II , Simon H. Kahan , Brian D. Koblenz , Allan Porterfield , Burton J. Smith
IPC分类号： G06F13/00 , G06F9/34 , G06F9/455 , G06F9/46 , G06F3/00
CPC分类号： G06F9/52
摘要： Various techniques for manipulating data using access states of memory, access control fields of pointers and operations, and exception raising and exception trapping in a multithreaded computer system. In particular, the techniques include synchronization support for a thread blocked in a word, demand evaluation of values, parallel access of multiple threads to a list, synchronized and unsynchronized access to a data buffer, use of forwarding to avoid checking for an end of a buffer, use of sentinel word to detect access past a data structure, concurrent access to a word of memory using different synchronization access modes, and use of trapping to detect access to restricted memory.
摘要翻译：使用存储器访问状态，指针和操作的访问控制字段以及多线程计算机系统中异常引发和异常捕获来处理数据的各种技术。特别地，这些技术包括对一个字中被阻塞的线程的同步支持，对值的需求评估，多个线程到列表的并行访问，对数据缓冲器的同步和非同步访问，使用转发以避免检查缓冲区，使用前哨字来检测通过数据结构的访问，使用不同的同步访问模式并发访问一个单词的内存，并使用陷阱来检测对受限内存的访问。

25. 发明授权

US07543133B1 Latency tolerant distributed shared memory multiprocessor computer 失效
标题翻译：延迟容忍分布式共享内存多处理器计算机
公开(公告)号：US07543133B1
公开(公告)日：2009-06-02
申请号：US10643585
申请日：2003-08-18
申请人： Steven L. Scott
发明人： Steven L. Scott
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F12/0813 , G06F12/0817 , G06F12/084
摘要： A computer system having low memory access latency. In one embodiment, the computer system includes a network and one or more processing nodes connected via the network, wherein each processing node includes a plurality of processors and a shared memory connected to each of the processors. The shared memory includes a cache. Each processor includes a scalar processing unit, a vector processing unit and means for operating the scalar processing unit independently of the vector processing unit. Processors on one node can load data directly from and store data directly to shared memory on another processing node via the network.
摘要翻译：具有低内存访问延迟的计算机系统。在一个实施例中，计算机系统包括网络和经由网络连接的一个或多个处理节点，其中每个处理节点包括多个处理器和连接到每个处理器的共享存储器。共享内存包括缓存。每个处理器包括标量处理单元，向量处理单元和用于独立于向量处理单元操作标量处理单元的装置。一个节点上的处理器可以直接从数据库直接加载数据，并通过网络将数据直接存储在另一个处理节点上的共享内存中。

26. 发明授权

US07536690B2 Deferred task swapping in a multithreaded environment 有权
标题翻译：在多线程环境中延迟的任务交换
公开(公告)号：US07536690B2
公开(公告)日：2009-05-19
申请号：US10663895
申请日：2003-09-16
申请人： Gail A. Alverson , Charles David Callahan, II , Susan L. Coatney , Brian D. Koblenz , Richard D. Korry , Burton J. Smith
发明人： Gail A. Alverson , Charles David Callahan, II , Susan L. Coatney , Brian D. Koblenz , Richard D. Korry , Burton J. Smith
IPC分类号： G06F9/46 , G06F9/44
CPC分类号： G06F9/485 , G06F9/461 , G06F9/4812 , G06F9/52 , G06F2209/481
摘要： A method and system that prepares a task for being swapped out from processor utilization that is executing on a computer with multiple processors that each support multiple streams. The task has one or more teams of threads, where each team represents threads executing on a single processor. The task designates, for each stream that is executing a thread, one stream as a team master stream and one stream as a task master stream. For each team master stream, the task notifies the operating system that the team is ready to be swapped out when each other thread of the team has saved its state and has quit its stream. Finally, for the task master stream, the task notifies the operating system that the task is ready to be swapped when it has saved its state and each other team has notified that it is ready to be swapped out.
摘要翻译：一种方法和系统，准备一个从处理器利用率交换的任务，该处理器利用率在每台支持多个流的多个处理器的计算机上执行。该任务具有一个或多个线程团队，每个团队都表示在单个处理器上执行的线程。该任务为执行线程的每个流指定一个流作为团队主流，一个流作为任务主流。对于每个团队主流，任务通知操作系统，当团队的每个其他线程已保存其状态并已退出其流时，该团队已准备好进行交换。最后，对于任务主流，任务通知操作系统当任务准备好被交换时，它已经保存了状态，并且每个其他的团队已经通知它已经准备好被换出了。

27. 发明授权

US07478769B1 Method and apparatus for cooling electronic components 失效
标题翻译：冷却电子部件的方法和装置
公开(公告)号：US07478769B1
公开(公告)日：2009-01-20
申请号：US11075832
申请日：2005-03-09
申请人： Gregory W. Pautsch , Adam Pautsch
发明人： Gregory W. Pautsch , Adam Pautsch
IPC分类号： B05B1/14 , B05B1/34 , F25D23/12 , F28D15/00 , H05K7/20
CPC分类号： F28D3/04 , B05B1/3415 , H01L23/4735 , H01L2924/0002 , H01L2924/00
摘要： A spray cooling system includes a spray delivery device and a cooling liquid delivered to the spray delivery device. The spray delivery device includes one or more inlet apertures and one or more corresponding outlet apertures, at least one pair of inlet aperture and corresponding outlet aperture being positioned relative to each so as to form an asymmetric non-uniform density full-cone spray pattern.
摘要翻译：喷雾冷却系统包括喷射输送装置和输送到喷雾输送装置的冷却液。喷射输送装置包括一个或多个入口孔和一个或多个对应的出口孔，至少一对入口孔和相应的出口孔相对于每个入口孔定位，以便形成不对称的非均匀密度全锥形喷雾图案。

28. 发明申请

US20080285562A1 FLEXIBLE ROUTING TABLES FOR A HIGH-RADIX ROUTER 有权
标题翻译：灵活的路由表用于高速路由器
公开(公告)号：US20080285562A1
公开(公告)日：2008-11-20
申请号：US12107016
申请日：2008-04-21
申请人： Steven L. Scott , Gregory Hubbard , Dennis C. Abts
发明人： Steven L. Scott , Gregory Hubbard , Dennis C. Abts
IPC分类号： H04L12/56
CPC分类号： H04L45/7453 , G06F15/17362 , H04L45/00 , H04L45/28 , H04L45/566 , H04L45/745 , H04L49/15
摘要： A system and method for routing in a high-radix network. A packet is received and examined to determine if the packet can be routed adaptively. If the packet can be routed adaptively, the packet is routed adaptively, wherein routing adaptively includes selecting a column, computing a column mask, routing the packet to the column; and selecting an output port as a function of the column mask. If the packet can be routed deterministically, routing deterministically, wherein routing deterministically includes accessing a routing table to obtain an output port and routing the packet to the output port from the routing table.
摘要翻译：用于在高基数网络中路由的系统和方法。接收并检查分组以确定分组是否可以自适应路由。如果分组可以自适应地路由，则分组自适应路由，其中路由自适应地包括选择列，计算列掩码，将分组路由到列; 并根据列屏蔽选择输出端口。如果分组可以确定地路由路由，确定性地进行路由，其中路由确定性地包括访问路由表以获得输出端口并且将路由从路由表路由到输出端口。

29. 发明授权

US07411785B2 Heat-spreading devices for cooling computer systems and associated methods of use 有权
标题翻译：用于冷却计算机系统和相关使用方法的散热装置
公开(公告)号：US07411785B2
公开(公告)日：2008-08-12
申请号：US11447469
申请日：2006-06-05
申请人： Wade J. Doll
发明人： Wade J. Doll
IPC分类号： G06F1/16
CPC分类号： G06F1/20 , G06F2200/201 , Y10T29/49345
摘要： Cooling systems for use with computer systems are disclosed herein. In one embodiment, a computer system includes a first computer module spaced apart from a second computer module to define a space therebetween. The computer system further includes a cooling system positioned in the space between the first and second computer modules. The cooling system includes a first heat exchanging portion containing a working fluid that absorbs heat from an electronic device mounted to the first computer module. The cooling system further includes a second heat exchanging portion that receives the heated working fluid from the first heat exchanging portion to cool the heated working fluid. A fluid mover is operably coupled to the first and second heat exchanging portions to circulate the working fluid through the first and second heat exchanging portions.
摘要翻译：本文公开了与计算机系统一起使用的冷却系统。在一个实施例中，计算机系统包括与第二计算机模块间隔开以在其间限定空间的第一计算机模块。计算机系统还包括位于第一和第二计算机模块之间的空间中的冷却系统。冷却系统包括第一热交换部分，其包含从安装到第一计算机模块的电子装置吸收热量的工作流体。冷却系统还包括第二热交换部分，其接收来自第一热交换部分的加热的工作流体以冷却加热的工作流体。流体移动器可操作地联接到第一和第二热交换部分以使工作流体循环通过第一和第二热交换部分。

30. 发明授权

US07362571B2 Inlet flow conditioners for computer cabinet air conditioning systems 有权
标题翻译：电脑柜空调系统入口流量调节器
公开(公告)号：US07362571B2
公开(公告)日：2008-04-22
申请号：US11227832
申请日：2005-09-15
申请人： Douglas P. Kelley , Alexander I. Yatskov
发明人： Douglas P. Kelley , Alexander I. Yatskov
IPC分类号： H05K7/20
CPC分类号： H05K7/20745
摘要： Flow conditioners for use with air inlets on computer cabinets are disclosed herein. In one embodiment, a large computer system includes a plurality of computer cabinets arranged in close proximity to each other. Each of the computer cabinets can include a fan, impellor, or other air mover positioned proximate to an inlet that receives cooling air from a plenum, such as a floor plenum. In this embodiment, a flow conditioner configured in accordance with the present invention can be positioned proximate to the air inlet. The flow conditioner can include a vortex diffuser and a flow-speed normalizer. The flow-speed normalizer can include a perforated screen that forms a cylinder around the inlet, and the vortex diffuser can include one or more vanes that extend across the cylinder adjacent to the inlet.
摘要翻译：本文公开了与计算机机壳上的进气口一起使用的流动调节器。在一个实施例中，大型计算机系统包括彼此靠近地布置的多个计算机机柜。每个计算机机柜可以包括位于靠近入口的风扇，叶轮或其它空气推动器，所述入口接收来自诸如地板增压室的增压室的冷却空气。在该实施例中，根据本发明构造的流动调节器可以靠近进气口定位。流动调节器可以包括涡流扩散器和流速归一化器。流速归一化器可以包括围绕入口形成圆柱体的穿孔筛，并且涡流扩散器可以包括一个或多个延伸穿过邻近入口的圆柱体的叶片。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式