会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明授权
    • Control of a discontinuous current by a thyristor rectifier with
inductive load
    • 通过具有感性负载的晶闸管整流器控制不连续电流
    • US5260863A
    • 1993-11-09
    • US812866
    • 1991-12-20
    • Bernd L. AckermannPeter L. Herkel
    • Bernd L. AckermannPeter L. Herkel
    • H02M1/08H02M7/162H03K17/13H02M5/443
    • H02M7/1623H02M1/08H03K17/136
    • For controlling the current in an inductive load, the gate current used to fire thyristors in a rectifier is controlled to reach zero at exactly the same time, within a given half-wave, as the current in the inductive load which receives the voltage from the rectifier, keeping gate voltage on as long as thyristor current is on. A discontinuous thyristor converter current signal is detected and used to generate an enable signal in conjunction with a thyristor gate voltage. The enable signal, in synchronism with a power supply line voltage, provides a pair of channeling signals which then, depending upon whether the field current is positive or negative, activate the gate voltages of the thyristors such that the gate voltages end exactly at that time, within a given half-wave, where the generator field current becomes discontinuous.
    • 为了控制感性负载中的电流,用于在整流器中触发晶闸管的栅极电流被控制为在给定的半波内完全相同的时间达到零,作为接收来自电感的电感的电感负载中的电流 整流器,只要晶闸管电流接通,就保持栅极电压。 检测不连续的晶闸管转换器电流信号并用于产生与晶闸管栅极电压相结合的使能信号。 使能信号与电源线电压同步,提供一对通道信号,然后根据励磁电流是正还是负,激活晶闸管的栅极电压,使得栅极电压在那时正好结束 在给定的半波内,发生器场电流变得不连续。
    • 36. 发明授权
    • Direct coupled FET logic using a photodiode for biasing or level-shifting
    • 直接耦合FET逻辑,使用光电二极管进行偏置或电平转换
    • US4701646A
    • 1987-10-20
    • US931791
    • 1986-11-18
    • Bruce A. Richardson
    • Bruce A. Richardson
    • H03K19/0952H03K17/13H03K17/687H03K17/78
    • H03K19/0952Y10S136/293
    • A direct coupled FET logic (DCFL) circuit element has an active FET with source connected to a low reference voltage and drain connected through a pull-up FET to a higher reference voltage. An input is applied to the gate of the active FET and the output is taken from its drain, the pull-up FET having its gate connected to its source. In depletion mode configuration, a photodiode is connected to the gate of the active FET, the photodiode energizable to downwardly shift the gate voltage. In enhancement mode configuration, a photodiode is connected between source and gate of the pull-up transistor and is energized to shift the gate voltage upwardly. The photodiodes are integrated with the active and pull-up FETs and are energized by light or decay radiation.
    • 直流耦合FET逻辑(DCFL)电路元件具有有源FET,其源极连接到通过上拉FET连接到较高参考电压的低参考电压和漏极。 输入被施加到有源FET的栅极,并且从其漏极取出输出端,上拉FET的栅极连接到其源极。 在耗尽模式配置中,光电二极管连接到有源FET的栅极,光电二极管可通电以使栅极电压向下移位。 在增强模式配置中,光电二极管连接在上拉晶体管的源极和栅极之间并通电以向上移动栅极电压。 光电二极管与有源和上拉FET集成,并由光或衰变辐射激励。
    • 38. 发明授权
    • Zero-current a.c. switching system
    • 零电流a.c. 切换系统
    • US4670810A
    • 1987-06-02
    • US840065
    • 1986-03-17
    • Bjorn E. Valeur
    • Bjorn E. Valeur
    • H03K17/13H03K17/60H03K17/795H02H7/20H03K17/08
    • H03K17/7955H03K17/13H03K17/601
    • A zero-current a.c. switching system is provided for controlling actuation of relay contacts between a power supply and a load. A primary switch selectively energizes the relay to maintain the relay contacts in the closed state. The load current flowing through the relay contacts to the load is sensed. A secondary switch responds to the sensed load current for normally conducting to energize the relay in parallel with the primary switch. The secondary switch ceases conducting each time the load current drops below a predetermined level to cease energizing the relay and open the relay contacts the next time the load current drops below the predetermined level following the opening of the primary switch.
    • 零电流a.c. 开关系统被提供用于控制电源和负载之间的继电器触点的致动。 主开关选择性地使继电器通电以将继电器触点保持在闭合状态。 感测到通过继电器接触到负载的负载电流。 辅助开关响应感测到的负载电流,以正常导通,使继电器与主开关并联。 次级开关每当负载电流下降到预定电平以下时停止导通,以停止对继电器供电,并且在下一次负载电流下降到初级开关断开之后的预定电平时打开继电器触点。
    • 39. 发明授权
    • Clock generator for providing non-overlapping clock signals
    • 时钟发生器,用于提供不重叠的时钟信号
    • US4625126A
    • 1986-11-25
    • US626378
    • 1984-06-29
    • Darrell E. TinkerShyam Dujari
    • Darrell E. TinkerShyam Dujari
    • H03K5/151H03K5/05H03K5/15H03K5/26H03K17/13
    • H03K5/1515
    • The non-overlap clock circuit of this invention is responsive to a variable input signal for producing a first and second output signal that vary respectively with phases opposite to and the same as the input signal. The circuit comprises a NOR-gate with its first input connected to the variable signal input and its second input to the second signal output of the circuit. The output of the NOR-gate is the first signal output of the circuit. The circuit includes a first means such as an enhancement type FET having a gate and a main current path. The gate is supplied with a first output signal of the circuit and the main current path is connected between ground and the second signal output of the circuit. A second means such as a depletion type FET is also employed with its main current path connected between the variable signal input and the second signal output of the circuit. The second signal output of the circuit is thus driven by the variable input signal through the main current path of the second means. The two output signals provided by the circuit do not overlap and will not simultaneously exceed a predetermined signal level.
    • 本发明的非重叠时钟电路响应于可变输入信号,用于产生分别以与输入信号相反和相同的相位变化的第一和第二输出信号。 该电路包括NOR门,其第一输入连接到可变信号输入端,其第二输入端连接到电路的第二信号输出端。 NOR门的输出是电路的第一个信号输出。 电路包括诸如具有栅极和主电流路径的增强型FET的第一装置。 门提供电路的第一输出信号,主电流通路连接在地和电路的第二信号输出端之间。 还采用诸如耗尽型FET的第二装置,其主电流路径连接在可变信号输入端和电路的第二信号输出端之间。 因此,电路的第二信号输出由通过第二装置的主电流路径的可变输入信号驱动。 由电路提供的两个输出信号不重叠并且不会同时超过预定的信号电平。