专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明申请

US20160147680A1 INTERRUPTION FACILITY FOR ADJUNCT PROCESSOR QUEUES 有权
公开(公告)号：US20160147680A1
公开(公告)日：2016-05-26
申请号：US15011827
申请日：2016-02-01
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Charles W. Gainey, Jr. , Klaus Meissner , Damian L. Osisek , Klaus Werner
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： Interruption facility for adjunct processor queues. In response to a queue transitioning from a no replies pending state to a reply pending state, an interruption is initiated. This interruption signals to a processor that a reply to a request is waiting on the queue. In order for the queue to take advantage of the interruption capability, it is enabled for interruptions.

62. 发明授权

US09330042B2 Determining extended capability of a channel path 有权
标题翻译：确定通道路径的扩展能力
公开(公告)号：US09330042B2
公开(公告)日：2016-05-03
申请号：US14604151
申请日：2015-01-23
申请人： International Business Machines Corporation
发明人： Charles W. Gainey, Jr. , Daniel F. Casper
IPC分类号： G06F3/00 , G06F13/12 , G06F13/00 , G06F12/00 , H04L12/28 , H04J3/00 , G06F13/40 , G06F3/06 , G06F13/42
CPC分类号： G06F13/4022 , G06F3/00 , G06F3/002 , G06F3/0635 , G06F13/12 , G06F13/4282 , G06F2213/4004
摘要： A computer program product includes a tangible storage storing instructions for performing a method. The method includes: sending a request from a processing unit in a host computer system to a channel subsystem to provide a channel path description for a channel path, the channel subsystem including a channel configured to be coupled to a control unit via the channel path and configured to control information transfer between the channel subsystem and the I/O device; and receiving channel path capability information by the processing unit, the capability information specified by a channel path description block including channel path identification and description information, the channel path description block specifying whether the channel path supports a Fiber Channel protocol for commanding an I/O operation, the channel path description block specifying whether the channel path supports an extension to the Fiber Channel protocol based on the channel path supporting the Fiber Channel protocol.
摘要翻译：计算机程序产品包括存储用于执行方法的指令的有形存储器。该方法包括：将来自主计算机系统中的处理单元的请求发送到信道子系统以提供信道路径的信道路径描述，信道子系统包括被配置成经由信道路径耦合到控制单元的信道，以及被配置为控制信道子系统和I / O设备之间的信息传送; 以及由处理单元接收信道路径能力信息，由包括信道路径识别和描述信息的信道路径描述块指定的能力信息，指定信道路径是否支持用于命令I / O的光纤通道协议的信道路径描述块操作，信道路径描述块，指定信道路径是否支持基于支持光纤通道协议的信道路径到光纤通道协议的扩展。

63. 发明授权

US09098358B2 Use of a warning track interruption facility by a program 有权
标题翻译：通过程序使用警告轨道中断设施
公开(公告)号：US09098358B2
公开(公告)日：2015-08-04
申请号：US13718570
申请日：2012-12-18
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Mark S. Farrell , Charles W. Gainey, Jr. , Jeffrey P. Kubala , James H. Mulder , Bernard Pierce , Robert R. Rogers , Donald W. Schmidt
IPC分类号： G06F3/00 , G06F9/455 , G06F9/54
CPC分类号： G06F13/24 , G06F9/54 , G06F9/542
摘要： A program (e.g., an operating system) is provided a warning that it has a grace period in which to perform a function, such as cleanup (e.g., complete, stop and/or move a dispatchable unit). The program is being warned, in one example, that it is losing access to its shared resources. For instance, in a virtual environment, a guest program is warned that it is about to lose its central processing unit resources, and therefore, it is to perform a function, such as cleanup.
摘要翻译：提供程序（例如，操作系统）警告其具有执行诸如清理（例如，完成，停止和/或移动可分派单元）的功能的宽限期。在一个示例中，该程序正在被警告，它正在失去对其共享资源的访问。例如，在虚拟环境中，客户程序被警告，即将要丢失其中央处理单元的资源，因此它将执行诸如清理的功能。

64. 发明授权

US08935504B1 Execution of a perform frame management function instruction 有权
标题翻译：执行执行帧管理功能指令
公开(公告)号：US08935504B1
公开(公告)日：2015-01-13
申请号：US14136086
申请日：2013-12-20
申请人： International Business Machines Corporation
发明人： Charles W. Gainey, Jr. , Dan F. Greiner , Lisa C. Heller , Damian L. Osisek , Gustav E. Sittmann, III
IPC分类号： G06F13/00 , G06F12/08
CPC分类号： G06F9/30043 , G06F3/0604 , G06F3/0605 , G06F3/0644 , G06F3/0652 , G06F3/0664 , G06F3/0673 , G06F9/30003 , G06F9/30098 , G06F9/30101 , G06F9/30145 , G06F9/45537 , G06F9/45545 , G06F9/45558 , G06F12/023 , G06F12/08 , G06F12/0891 , G06F12/1009 , G06F2009/45583 , G06F2212/1041 , G06F2212/151 , G06F2212/656 , G06F2212/657 , G06F2212/69
摘要： Optimizations are provided for frame management operations, including a clear operation and/or a set storage key operation, requested by pageable guests. The operations are performed, absent host intervention, on frames not resident in host memory. The operations may be specified in an instruction issued by the pageable guests.
摘要翻译：为框架管理操作提供优化，包括可分页访客请求的清晰操作和/或设置的存储密钥操作。在没有驻留在主机内存中的帧上，执行操作，而不需要主机干预。操作可以在可分页客人发出的指令中指定。

65. 发明授权

US08707000B2 Execution of a perform frame management function instruction 有权
标题翻译：执行执行帧管理功能指令
公开(公告)号：US08707000B2
公开(公告)日：2014-04-22
申请号：US13941887
申请日：2013-07-15
申请人： International Business Machines Corporation
发明人： Charles W. Gainey, Jr. , Dan F. Greiner , Lisa Cranton Heller , Damian L. Osisek , Gustav E. Sittmann, III
IPC分类号： G06F13/00
CPC分类号： G06F9/30043 , G06F3/0604 , G06F3/0605 , G06F3/0644 , G06F3/0652 , G06F3/0664 , G06F3/0673 , G06F9/30003 , G06F9/30098 , G06F9/30101 , G06F9/30145 , G06F9/45537 , G06F9/45545 , G06F9/45558 , G06F12/023 , G06F12/08 , G06F12/0891 , G06F12/1009 , G06F2009/45583 , G06F2212/1041 , G06F2212/151 , G06F2212/656 , G06F2212/657 , G06F2212/69
摘要： Optimizations are provided for frame management operations, including a clear operation and/or a set storage key operation, requested by pageable guests. The operations are performed, absent host intervention, on frames not resident in host memory. The operations may be specified in an instruction issued by the pageable guests.
摘要翻译：为框架管理操作提供优化，包括可分页访客请求的清晰操作和/或设置的存储密钥操作。在没有驻留在主机内存中的帧上，执行操作，而不需要主机干预。操作可以在可分页客人发出的指令中指定。

66. 发明授权

US11150905B2 Efficiency for coordinated start interpretive execution exit for a multithreaded processor 有权
公开(公告)号：US11150905B2
公开(公告)日：2021-10-19
申请号：US15717487
申请日：2017-09-27
申请人： International Business Machines Corporation
发明人： Jonathan D. Bradbury , Fadi Y. Busaba , Mark S. Farrell , Charles W. Gainey, Jr. , Dan F. Greiner , Lisa C. Heller , Jeffrey P. Kubala , Damian L. Osisek , Donald W. Schmidt , Timothy J. Siegel
IPC分类号： G06F9/30 , G06F9/455 , G06F9/52
摘要： A system and method of executing a plurality of threads, including a first thread and a set of remaining threads, on a computer processor core. The system and method includes determining that a start interpretive execution exit condition exists; determining that the computer processor core is within a grace period; and entering by the first thread a start interpretive execution exit sync loop without signaling to any of the set of remaining threads. In turn, the first thread remains in the start interpretive execution exit sync loop until the grace period expires or each of the remaining threads enters a corresponding start interpretive execution exit sync loop.

67. 发明授权

US10831476B2 Compare and delay instructions 有权
公开(公告)号：US10831476B2
公开(公告)日：2020-11-10
申请号：US16154231
申请日：2018-10-08
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Charles W. Gainey, Jr. , Dan F. Greiner , Christian Jacobi , Marcel Mitran , Donald W. Schmidt , Timothy J. Slegel
IPC分类号： G06F9/30 , G06F9/38 , G06F9/54 , G06F9/455
摘要： A delay facility is provided in which program execution may be delayed until a predefined event occurs, such as a comparison of memory locations results in a true condition, a timeout is reached, an interruption is made pending or another condition exists. The delay facility includes one or more compare and delay machine instructions used to delay execution. The one or more compare and delay instructions may include a 32-bit compare and delay (CAD) instruction and a 64-bit compare and delay (CADG) instruction.

68. 发明授权

US10776112B2 Performing an operation absent host intervention 有权
公开(公告)号：US10776112B2
公开(公告)日：2020-09-15
申请号：US16441582
申请日：2019-06-14
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Charles W. Gainey, Jr. , Dan F. Greiner , Lisa C. Heller , Damian L. Osisek , Gustav E. Sittmann, III
IPC分类号： G06F13/00 , G06F9/30 , G06F9/455 , G06F12/0891 , G06F12/02 , G06F12/1009 , G06F3/06 , G06F12/08 , G06F12/12
摘要： Optimizations are provided for frame management operations, including a clear operation and/or a set storage key operation, requested by pageable guests. The operations are performed, absent host intervention, on frames not resident in host memory. The operations may be specified in an instruction issued by the pageable guests.

69. 发明授权

US10545772B2 Architectural mode configuration 有权
公开(公告)号：US10545772B2
公开(公告)日：2020-01-28
申请号：US15401693
申请日：2017-01-09
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Charles W. Gainey, Jr. , Michael K. Gschwind
IPC分类号： G06F9/4401 , G06F9/445 , G06F15/76 , G06F15/78 , G06F9/30
摘要： A determination is made that a configuration architectural mode facility is installed in a computing environment that is configured for a plurality of architectural modes and has a defined power-on sequence that is to power-on the computing environment in one architectural mode of the plurality of architectural modes. Based on determining that the configuration architectural mode facility is installed, the computing environment is reconfigured to restrict use of the one architectural mode. The reconfiguring includes selecting a different power-on sequence to power-on the computing environment in another architectural mode of the plurality of architectural modes, wherein the another architectural mode is different from the one architectural mode, and executing the different power-on sequence to power-on the computing environment in the another architectural mode in place of the one architectural mode restricting use of the one architectural mode.

70. 发明授权

US10423539B2 Dynamic address translation with access control in an emulator environment 有权
公开(公告)号：US10423539B2
公开(公告)日：2019-09-24
申请号：US15830160
申请日：2017-12-04
申请人： International Business Machines Corporation
发明人： Dan F. Greiner , Charles W. Gainey, Jr. , Lisa C. Heller , Damian L. Osisek , Erwin Pfeffer , Timothy J. Slegel , Charles F. Webb
IPC分类号： G06F12/00 , G06F12/1027 , G06F12/1009 , G06F12/14 , G06F12/02 , G06F12/1036 , G06F9/30 , G06F13/00 , G06F13/28
摘要： What is provided is an enhanced dynamic address translation facility. In one embodiment, a virtual address to be translated and an initial origin address of a translation table of the hierarchy of translation tables are obtained. Based on the origin address, a segment table entry is obtained which contains a format control field and an access validity field. If the format control and access validity are enabled, the segment table entry further contains an access control and fetch protection fields, and a segment-frame absolute address. Store operations to the block of data are permitted only if the access control field matches a program access key provided by either a Program Status Word or an operand of a program instruction being executed. Fetch operations from the desired block of data are permitted only if the program access key associated with the virtual address is equal to the segment access control field.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式