会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 62. 发明授权
    • Tiled viewport composition
    • 平铺视口组成
    • US09251555B2
    • 2016-02-02
    • US13492052
    • 2012-06-08
    • Etienne Belanger
    • Etienne Belanger
    • G09G5/39G06T1/60G09G5/14G09G5/399
    • G06T1/60G09G5/14G09G5/39G09G5/399G09G2360/122G09G2360/125
    • A system that buffers an application image reduces bandwidth requirements for accessing memory. The application image may be logically separated into tiles. A viewport may identify a visible portion of the application image, where the visible portion is smaller than the application image. The tiles overlapped by the viewport may be buffered in a front buffer and a back buffer. The tiles not overlapped by the viewport may be buffered in the back buffer but not in the front buffer. A composition manager, with knowledge of the viewport and at least two noncontiguous tile buffers in the front buffer, may extract the visible portion of the application image directly from the noncontiguous tile buffers.
    • 缓冲应用程序映像的系统降低了访问内存的带宽需求。 应用程序图像可以在逻辑上分隔成图块。 视口可以识别应用图像的可见部分,其中可见部分小于应用图像。 由视口重叠的瓦片可以缓冲在前缓冲器和后缓冲器中。 不与视口重叠的瓦片可以缓冲在后缓冲区中,但不能在前缓冲区中缓冲。 具有视口的知识和前缓冲器中的至少两个不连续的片缓冲器的构图管理器可以直接从非连续的片缓冲器提取应用图像的可见部分。
    • 64. 发明申请
    • ADDRESS CONFIGURING METHOD AND DEVICE FOR A PARALLEL DISPLAY CONTROL SYSTEM
    • 用于并行显示控制系统的地址配置方法和设备
    • US20150302834A1
    • 2015-10-22
    • US14353628
    • 2013-12-30
    • SHENZHEN SUNMOON MICROELECTRONICS CO., LTD.
    • Zhaohua LI
    • G09G5/39
    • G09G5/39G09G2310/0202G09G2352/00H05B37/0254
    • The present invention relates to a lamp controlling field and provides an address configuring method and device for a parallel display control system. The method includes: receiving address data sent from a controller of the parallel display control system by each address data port, each address data port respectively locates on each parallel display unit, each address data port is connected to each other in a step serial connection manner, the address data comprises at least one address data package; intercepting the address data package of the address data that arrives first to the address data port thereof in turn to configure address and generating address data of the intercepted address data package successively according to the sequence of the step serial connection by each address data port; sending the remaining address data of the whole address data package to a next address data port connected serially to the address data port to enable the next address data port to configure address. In the present invention, a plurality of parallel display control unit can be configured in one address configuring operation, thereby improving address configuring efficiency.
    • 本发明涉及一种灯控制领域,并提供一种并行显示控制系统的地址配置方法和装置。 该方法包括:通过每个地址数据端口接收从并行显示控制系统的控制器发送的地址数据,每个地址数据端口分别位于每个并行显示单元上,每个地址数据端口以步骤串行连接方式彼此连接 地址数据包括至少一个地址数据包; 截取首先到达其地址数据端口的地址数据的地址数据包依次根据每个地址数据端口的步进串行连接的顺序配置地址并产生截取的地址数据包的地址数据; 将整个地址数据包的剩余地址数据发送到连续地连接到地址数据端口的下一个地址数据端口,以使下一个地址数据端口配置地址。 在本发明中,多个并行显示控制单元可以配置在一个地址配置操作中,从而提高地址配置效率。
    • 66. 发明授权
    • Storage apparatus and method for effectively addressing display memory
    • 用于有效寻址显示存储器的存储装置和方法
    • US09153197B2
    • 2015-10-06
    • US13466352
    • 2012-05-08
    • Jeong-Keun Ahn
    • Jeong-Keun Ahn
    • G09G5/39G06F5/10G09G5/00G09G5/36G09G5/393G09G5/395
    • G09G5/006G09G5/363G09G5/393G09G5/395G09G2320/0252G09G2330/021G09G2360/06
    • There is provided a storage apparatus for providing an effective memory addressing method. The storage apparatus includes at least one memory and at least one controller coupled to the at least one memory to provide address information. Each of the controllers includes a first controller for providing on/off information of subfields included in one frame for driving pixels in a display panel, a third controller for horizontal position information corresponding to a selected scan line from scan lines of a display panel, and a second controller for providing vertical position information corresponding to a pixel on the selected scan line. On/off information of subfields for at least two pixels is stored in a cell located at the vertical position and the horizontal position in the at least one memory.
    • 提供了一种用于提供有效存储器寻址方法的存储装置。 存储装置包括至少一个存储器和耦合到至少一个存储器以提供地址信息的至少一个控制器。 每个控制器包括第一控制器,用于提供包括在一个帧中的用于驱动显示面板中的像素的子场的开/关信息;第三控制器,用于与显示面板的扫描线相对应的所选择的扫描线的水平位置信息;以及 用于提供对应于所选择的扫描线上的像素的垂直位置信息的第二控制器。 至少两个像素的子场的开/关信息存储在位于至少一个存储器中的垂直位置和水平位置的单元格中。
    • 68. 发明申请
    • Display Pipe Statistics Calculation for Video Encoder
    • 显示管道统计计算视频编码器
    • US20150255047A1
    • 2015-09-10
    • US14201421
    • 2014-03-07
    • Apple Inc.
    • Peter F. HollandGuy CoteMark P. Rygh
    • G09G5/39G09G5/02
    • G09G5/39G09G5/001G09G5/022G09G5/363G09G2340/02G09G2340/06G09G2340/10G09G2340/12G09G2360/121G09G2360/128G09G2360/16
    • In an embodiment, a system includes a display processing unit configured to process a video sequence for a target display. In some embodiments, the display processing unit is configured to composite the frames from frames of the video sequence and one or more other image sources. The display processing unit may be configured to write the processed/composited frames to memory, and may also be configured to generate statistics over the frame data, where the generated statistics are usable to encode the frame in a video encoder. The display processing unit may be configured to write the generated statistics to memory, and the video encoder may be configured to read the statistics and the frames. The video encoder may be configured to encode the frame responsive to the statistics.
    • 在一个实施例中,系统包括被配置为处理用于目标显示的视频序列的显示处理单元。 在一些实施例中,显示处理单元被配置为从视频序列的帧和一个或多个其它图像源合成帧。 显示处理单元可以被配置为将经处理/合成的帧写入存储器,并且还可以被配置为生成关于帧数据的统计信息,其中生成的统计信息可用于对视频编码器中的帧进行编码。 显示处理单元可以被配置为将生成的统计信息写入存储器,并且视频编码器可以被配置为读取统计信息和帧。 视频编码器可以被配置为响应于统计信息对帧进行编码。