会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 82. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20160161969A1
    • 2016-06-09
    • US14698438
    • 2015-04-28
    • SK hynix Inc.
    • Tae-Heui KWON
    • G05F3/02
    • G05F3/02
    • A semiconductor device may include: a first reference voltage generation unit: suitable for outputting an external voltage as a first reference voltage and clamping the first reference voltage based on a preset voltage in a positive direction from a ground voltage; a first internal voltage generation unit suitable for receiving the external voltage to drive an internal voltage terminal with a drivability corresponding to the first reference voltage; and a second internal voltage generation unit suitable for receiving the external voltage to drive the internal voltage terminal based on a second reference voltage greater than the preset voltage in the positive direction from the ground voltage.
    • 半导体器件可以包括:第一参考电压产生单元,适于输出作为第一参考电压的外部电压,并且基于来自接地电压的正方向的预设电压来钳位第一参考电压; 第一内部电压产生单元,其适于接收外部电压以驱动具有与第一参考电压相对应的驾驶性能的内部电压端子; 以及第二内部电压产生单元,其适于接收外部电压以基于大于来自接地电压的正方向上的预设电压的第二参考电压来驱动内部电压端子。
    • 84. 发明申请
    • VOLTAGE REFERENCE CIRCUIT
    • 电压参考电路
    • US20160147245A1
    • 2016-05-26
    • US14554353
    • 2014-11-26
    • Taiwan Semiconductor Manufacturing Company Limited
    • Amit KunduJaw-Juinn Horng
    • G05F3/02
    • G05F3/262G05F3/02
    • A voltage reference circuit is provided. In some embodiments, the voltage reference circuit includes a MOS stack that includes two or more MOS transistors having a substantially same voltage threshold. The voltage reference circuit is configured to generate, via the MOS stack, a first voltage waveform having a first temperature co-efficient and a second voltage waveform having a second temperature co-efficient. In some embodiments, the first temperature co-efficient has a polarity that is opposite a polarity of the second temperature co-efficient. In some embodiments, the first voltage waveform and the second voltage waveform are used to generate a reference voltage waveform, where the reference voltage waveform is substantially temperature independent due to the opposite polarities of the first temperature co-efficient and the second temperature co-efficient.
    • 提供电压参考电路。 在一些实施例中,电压参考电路包括MOS堆叠,其包括具有基本相同的电压阈值的两个或更多个MOS晶体管。 电压参考电路被配置为经由MOS堆叠产生具有第一温度系数的第一电压波形和具有第二温度系数的第二电压波形。 在一些实施例中,第一温度系数具有与第二温度系数的极性相反的极性。 在一些实施例中,第一电压波形和第二电压波形用于产生参考电压波形,其中由于第一温度系数和第二温度系数的相反极性,参考电压波形基本上是温度无关的 。
    • 86. 发明授权
    • Transmission channel for ultrasound applications
    • 用于超声波应用的传输通道
    • US09323270B1
    • 2016-04-26
    • US14553749
    • 2014-11-25
    • STMicroelectronics S.r.l.
    • Sandro RossiDavide Ugo GhisuFabio QuagliaAntonio Davide Leone
    • G05F3/02
    • G05F3/02B06B1/0215H03K4/94H03K17/162
    • A transmission channel transmits high-voltage pulses and receives echos of the high-voltage pulses. The transmission channel includes a current generator circuit, which generates current-integrator drive currents, a receiver, which amplifies transducer-echo signals, and control circuitry. The control circuitry generates one or more control signals to control generation of current-integrator drive currents by the current generator circuit during transducer-driving periods and reception of transducer-echo signals by the receiver during echo-reception periods. A current integrator integrates current-integrator drive currents generated by current generator circuit to generate transducer drive signals.
    • 传输通道传输高电压脉冲并接收高电压脉冲的回波。 传输通道包括产生电流积分器驱动电流的电流发生器电路,放大换能器回波信号的接收器和控制电路。 控制电路产生一个或多个控制信号,以在换能器驱动期间由电流发生器电路控制电流积分器驱动电流的产生,并且在回波接收周期期间由接收器接收换能器 - 回波信号。 电流积分器集成了由电流发生器电路产生的电流积分器驱动电流以产生换能器驱动信号。
    • 87. 发明授权
    • Voltage regulator with positive and negative power supply spike rejection
    • 稳压器正负电源尖峰抑制
    • US09323269B1
    • 2016-04-26
    • US14323067
    • 2014-07-03
    • Marvell International Ltd.
    • Chih-Kai KangWyant ChanPierte Roo
    • G05F3/16G05F3/20H02H7/00H02H9/00G05F3/02
    • G05F3/02G05F1/467G05F1/468H02H9/04
    • A voltage regulator includes a supply filter, a bias filter, and first and second circuits. The supply filter is configured to operate from a supply voltage, and to generate a filtered supply voltage at a first node. The supply filter includes a transistor and a capacitor. First and control terminals of the transistor receive the supply voltage. A second terminal of the transistor and a first terminal of the capacitor are connected to the first node. The first circuit is configured to operate from both the supply voltage and the filtered supply voltage, and to generate a second reference voltage based on an input reference voltage. The bias filter is configured to generate a filtered second reference voltage based on the second reference voltage. The second circuit is configured to operate from the filtered supply voltage, and to generate a regulated voltage based on the filtered second reference voltage.
    • 电压调节器包括电源滤波器,偏置滤波器以及第一和第二电路。 电源滤波器被配置为从电源电压操作,并且在第一节点处产生经滤波的电源电压。 电源滤波器包括晶体管和电容器。 晶体管的第一个和控制端接收电源电压。 晶体管的第二端子和电容器的第一端子连接到第一节点。 第一电路被配置为从电源电压和滤波的电源电压两者操作,并且基于输入参考电压产生第二参考电压。 偏置滤波器被配置为基于第二参考电压产生滤波的第二参考电压。 第二电路被配置为根据滤波的电源电压进行工作,并且基于滤波的第二参考电压产生调节电压。
    • 88. 发明授权
    • Low voltage isolation switch, in particular for a transmission channel for ultrasound applications
    • 低电压隔离开关,特别适用于超声波应用的传输通道
    • US09323268B2
    • 2016-04-26
    • US13538598
    • 2012-06-29
    • Sandro RossiAntonio RicciardoDavide Ugo Ghisu
    • Sandro RossiAntonio RicciardoDavide Ugo Ghisu
    • H03K17/56H03K17/16H03K17/30G05F3/02H03K19/0185H03K19/0944
    • G05F3/02H03K19/018521H03K19/09443
    • A switching circuit is electrically coupled between a connection terminal and an output terminal of a transmission channel and includes first and second switching transistors electrically coupled in series to each other and having respective body diodes in anti-series, between the connection terminal and the output terminal. The switching circuit comprises a bootstrap circuit connected to respective first and second control terminals of these first and one second switching transistors, as well as to respective first and second voltage references. The bootstrap circuit includes a first parasitic capacitance electrically coupled between the first control terminal and a first bootstrap node, and a second parasitic capacitance electrically coupled between the second control terminal and a second bootstrap node. The parasitic capacitances have value of at least one order of magnitude lower with respect to the gate-source capacitances of the first and second switching transistors.
    • 开关电路电耦合在传输通道的连接端子和输出端子之间,并且包括彼此串联耦合并且具有反串联的相应体二极管的第一和第二开关晶体管,在连接端子和输出端子之间 。 开关电路包括连接到这些第一和第二开关晶体管的相应第一和第二控制端的自举电路,以及相应的第一和第二电压基准。 引导电路包括电耦合在第一控制端和第一自举节点之间的第一寄生电容以及电耦合在第二控制端和第二自举节点之间的第二寄生电容。 寄生电容具有相对于第一和第二开关晶体管的栅极 - 源极电容降低至少一个数量级的值。
    • 90. 发明申请
    • STACK PACKAGE AND SYSTEM-IN-PACKAGE INCLUDING THE SAME
    • 堆叠包装和系统包装,包括它们
    • US20160071823A1
    • 2016-03-10
    • US14570888
    • 2014-12-15
    • SK hynix Inc
    • Sang-Hwan KIM
    • H01L25/065G05F3/02
    • H01L25/0657G05F3/02H01L2224/05554H01L2224/48091H01L2224/48145H01L2924/0002H01L2924/00014H01L2924/00H01L2924/00012
    • A system-in-package includes first and second semiconductor chips disposed in a first region over a substrate, and a controller disposed in a second region over the substrate and selectively supplying a power supply voltage to the first or second semiconductor chip based on a data output operation of the first and second semiconductor chips, wherein each of the first and second semiconductor chips includes a first power supply region coupled with the controller through a first line and receiving the power supply voltage from the controller in common during an input/output operation of the first and second semiconductor chips, an output driver suitable for outputting data, and a second power supply region independently coupled with the controller through one of a second line and a third line and independently receiving the power supply voltage for an operation of the output driver from the controller during the data output operation.
    • 系统级封装包括:布置在衬底上的第一区域中的第一和第二半导体芯片,以及设置在衬底上的第二区域中的控制器,并且基于数据选择性地向第一或第二半导体芯片提供电源电压 第一和第二半导体芯片的输出操作,其中第一和第二半导体芯片中的每一个包括通过第一线与控制器耦合的第一电源区域,并且在输入/输出操作期间从控制器接收来自控制器的电源电压 第一和第二半导体芯片的输出驱动器,适于输出数据的输出驱动器,以及通过第二线路和第三线路之一独立地与控制器耦合的第二电源区域,并独立地接收用于输出的操作的电源电压 在数据输出操作期间控制器的驱动程序。