专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09505614B2 Low frequency response microphone diaphragm structures and methods for producing the same 有权
公开(公告)号：US09505614B2
公开(公告)日：2016-11-29
申请号：US14592844
申请日：2015-01-08
申请人： Invensense, Inc.
发明人： Fang Liu , Kuang L. Yang
IPC分类号： G01L9/00 , B81C1/00 , B81B3/00
CPC分类号： B81C1/00523 , B81B3/0078 , B81B2201/0257 , B81C1/00158
摘要： A microphone system includes a diaphragm suspended by springs and including a sealing layer that seals passageways which, if left open, would degrade the microphone's frequency response by allowing air to pass from one side of the diaphragm to the other when the diaphragm is responding to an incident acoustic signal. In some embodiments, the sealing layer may include an equalization aperture to allow pressure to equalize on both sides of the diaphragm.

2. 外观设计

USD767770S1 Mobile medical diagnostic device 有权
标题翻译：移动医疗诊断装置
公开(公告)号：USD767770S1
公开(公告)日：2016-09-27
申请号：US29533398
申请日：2015-07-16
申请人： Kenneth J. Purfey
设计人： Kenneth J. Purfey

3. 发明授权

US09392376B2 Microphone on printed circuit board (PCB) 有权
标题翻译：印刷电路板（PCB）上的麦克风
公开(公告)号：US09392376B2
公开(公告)日：2016-07-12
申请号：US14089649
申请日：2013-11-25
申请人： Invensense, Inc.
发明人： Aleksey S. Khenkin , Anthony D. Minervini
IPC分类号： H04R3/00 , H04R19/04
CPC分类号： H04R19/04
摘要： A MEMS device includes a MEM-CMOS module having a CMOS chip and a MEMS chip. The MEMS chip includes a port exposed to the environment. The MEMS device further includes a printed circuit board (PCB) with an aperture, wherein the MEMS-CMOS module is directly mounted on the PCB.
摘要翻译： MEMS器件包括具有CMOS芯片和MEMS芯片的MEM-CMOS模块。 MEMS芯片包括暴露于环境的端口。 MEMS器件还包括具有孔的印刷电路板（PCB），其中MEMS-CMOS模块直接安装在PCB上。

4. 发明授权

US09173015B2 Microphone module with sound pipe 有权
标题翻译：带声管的麦克风模块
公开(公告)号：US09173015B2
公开(公告)日：2015-10-27
申请号：US14223996
申请日：2014-03-24
申请人： Kieran P. Harney , Dipak Sengupta , Brian Moss , Alain V. Guery
发明人： Kieran P. Harney , Dipak Sengupta , Brian Moss , Alain V. Guery
IPC分类号： H04R25/00 , H04R1/08 , H04R1/34 , H04R19/00 , H04R19/04
CPC分类号： H04R1/342 , H01L2224/48091 , H01L2224/48137 , H01L2924/15151 , H04R1/04 , H04R1/08 , H04R19/005 , H04R19/04 , H04R2201/003 , H04R2499/11 , H01L2924/00014
摘要： A microphone module has a substrate with an aperture to allow sound waves to pass through the substrate, a lid mounted to the substrate to define a first interior volume, a microphone mounted to the substrate within the first interior volume, and a housing coupled to the substrate and covering the aperture. The housing forms a second interior volume and includes an acoustic port configured to allow sound to enter the second interior volume. The module further includes a pipe extending from the acoustic port in the housing, and at least one exterior interface pad outside of the second interior volume. The pipe has an open end to receive sound waves and direct them toward the acoustic port in the housing. Moreover, the at least one exterior interface pad electrically couples to the microphone.
摘要翻译：麦克风模块具有带孔的基板，以允许声波通过基板，安装到基板上以限定第一内部空间的盖，安装到第一内部空间内的基板的麦克风以及耦合到该基板的壳体衬底并覆盖孔径。壳体形成第二内部容积并且包括被配置为允许声音进入第二内部容积的声学端口。模块还包括从壳体中的声学接口延伸的管道，以及在第二内部容积体外部的至少一个外部接口焊盘。管道具有接收声波的开口端，并将它们引导到壳体中的声学端口。此外，至少一个外部接口垫电连接到麦克风。

5. 发明授权

US09083288B2 High level capable audio amplification circuit 有权
标题翻译：高级音频放大电路
公开(公告)号：US09083288B2
公开(公告)日：2015-07-14
申请号：US12795072
申请日：2010-06-07
申请人： Henrik Thomsen , Jens Jorgen Gaarde Henriksen , Claus Furst
发明人： Henrik Thomsen , Jens Jorgen Gaarde Henriksen , Claus Furst
IPC分类号： H03F1/32 , H03F3/68 , H03F3/45 , H03F3/187 , H04R3/00 , H04R19/00 , H03G3/30
CPC分类号： H03F3/187 , H03F1/3211 , H03F3/45475 , H03F3/68 , H03F2200/03 , H03F2200/331 , H03F2203/45138 , H03F2203/45552 , H03F2203/45571 , H03F2203/45586 , H03G3/30 , H04R3/00 , H04R19/00 , H04R2460/03 , H04R2499/11
摘要： The present invention relates to an audio amplification circuit with first and second signal channels which generate first and second digital audio signals with different signal amplifications from a common audio input signal and a method of amplifying a common audio input signal with different signal amplifications to provide first and second digital audio signals with different amplification. The audio amplification circuit is particularly well-adapted for cooperating with an external or integral audio signal controller configured for receipt and processing of the first and second digital audio signals.
摘要翻译：本发明涉及具有第一和第二信号通道的音频放大电路，其产生具有不同信号放大的公共音频输入信号的第一和第二数字音频信号，以及放大具有不同信号放大的公共音频输入信号的方法，以提供第一和具有不同放大倍数的第二数字音频信号。音频放大电路特别适合于配置用于接收和处理第一和第二数字音频信号的外部或整体音频信号控制器。

6. 发明授权

US09070458B2 Method and apparatus for writing to a magnetic tunnel junction (MTJ) by applying incrementally increasing voltage level 有权
标题翻译：通过施加逐渐增加的电压电平来写入磁性隧道结（MTJ）的方法和装置
公开(公告)号：US09070458B2
公开(公告)日：2015-06-30
申请号：US13481097
申请日：2012-05-25
申请人： Ebrahim Abedifard , Petro Estakhri
发明人： Ebrahim Abedifard , Petro Estakhri
IPC分类号： G11C11/00 , G11C11/16 , G11C11/56
CPC分类号： G11C11/1675 , G11C11/16 , G11C11/161 , G11C11/1659 , G11C11/1673 , G11C11/1677 , G11C11/1693 , G11C11/5607
摘要： A method of writing to magnetic tunnel junctions (MTJs) of a magnetic memory array includes storing in-coming data in a cache register, reading the present logic state of a first one of a set of at least two MTJs, the set of at least two MTJs including the first MTJ and a second MTJ. The in-coming data is to be written into the second MTJ. Further steps are storing the read logic state into a data register, swapping the contents of the data register and the cache register so that the cache register stores the read logic state and the data register stores the in-coming data, applying a first predetermined voltage level to the set of MTJs thereby causing the first MTJ to be over-written, applying a second predetermined voltage level to the set of MTJs, and storing the in-coming data into the second MTJ.
摘要翻译：写入磁存储器阵列的磁隧道结（MTJ）的方法包括将缓存数据存储在高速缓存寄存器中，读取至少两个MTJ的集合中的第一个的当前逻辑状态，该集合至少两个MTJ，包括第一个MTJ和第二个MTJ。即将发送的数据将被写入第二个MTJ。进一步的步骤是将读逻辑状态存储到数据寄存器中，交换数据寄存器和高速缓存寄存器的内容，使得高速缓存寄存器存储读逻辑状态，数据寄存器存储进来数据，施加第一预定电压电平到MTJ集合，从而使第一MTJ被重写，向MTJ集合施加第二预定电压电平，并将进入的数据存储到第二MTJ中。

7. 发明授权

US09042729B2 Minimizing bandwidth narrowing penalities in a wavelength selective switch optical network 有权
标题翻译：最大限度地减少波长选择性开关光网络中的窄带化
公开(公告)号：US09042729B2
公开(公告)日：2015-05-26
申请号：US13796719
申请日：2013-03-12
申请人： VELLO SYSTEMS, INC.
发明人： Chris Wilhelm Barnard , Piotr Myslinski
IPC分类号： H04J14/02 , H04J14/00
CPC分类号： H04J14/0212 , H04J14/0204 , H04J14/0205 , H04J14/0206 , H04J14/0209 , H04J14/0256 , H04Q11/0005 , H04Q11/0062 , H04Q2011/0009 , H04Q2011/0016 , H04Q2011/0086
摘要： This invention relates to provisioning wavelength-selective switches and reconfigurable optical add-drop multiplexers to minimize the bandwidth narrowing effect from the optical filters. Novel architectures and methods are disclosed that can significantly reduce bandwidth-narrowing on channels in a reconfigurable WDM network where a large number of optical filter elements are cascaded. Instead of blocking unused channels as in the prior art, unused channels are selectively provisioned depending on the state of their adjacent channels. Unused adjacent channels of an active channel are provisioned to follow the same path as the active channels. As each channels is deployed, the channel frequency is selected so as to minimize bandwidth narrowing.
摘要翻译：本发明涉及供应波长选择性开关和可重新配置的光分插复用器，以最小化来自滤光器的带宽变窄效应。公开了新颖的架构和方法，其可以显着减少在可重新配置的WDM网络中的通道上的带宽变窄，其中大量的滤光器元件被级联。代替如现有技术那样阻塞未使用的信道，根据其相邻信道的状态来选择性地提供未使用的信道。有源信道的未使用的相邻信道被提供以跟踪与有效信道相同的路径。随着每个通道的部署，选择通道频率以最小化带宽变窄。

8. 发明授权

US09009396B2 Physically addressed solid state disk employing magnetic random access memory (MRAM) 有权
标题翻译：使用磁随机存取存储器（MRAM）的物理寻址固态盘
公开(公告)号：US09009396B2
公开(公告)日：2015-04-14
申请号：US13745686
申请日：2013-01-18
申请人： Avalanche Technology, Inc.
发明人： Siamack Nemazie
IPC分类号： G06F12/00 , G06F12/02 , G06F13/00 , G06F13/28
CPC分类号： G06F12/0246 , G06F2212/7201 , G06F2212/7207 , Y02D10/13
摘要： A computer system includes a central processing unit (CPU), a system memory coupled to the CPU and including flash tables, and a physically-addressable solid state disk (SSD) coupled to the CPU. The physically-addressable SSD includes a flash subsystem and a non-volatile memory and is addressable using physical addresses. The flash subsystem includes one or more copies of the flash tables and the non-volatile memory includes updates to the copy of the flash tables. The flash tables include tables used to map logical to physical blocks for identifying the location of stored data in the physically addressable SSD, wherein the updates to the copy of the flash tables and the one or more copies of the flash tables are used to reconstruct the flash tables upon power interruption.
摘要翻译：计算机系统包括中央处理单元（CPU），耦合到CPU并包括闪存表的系统存储器以及耦合到CPU的物理可寻址固态盘（SSD）。物理可寻址的SSD包括闪存子系统和非易失性存储器，并且可使用物理地址进行寻址。闪存子系统包括闪存表的一个或多个副本，并且非易失性存储器包括对闪存表副本的更新。闪存表包括用于将逻辑映射到物理块的表，用于识别物理可寻址SSD中存储的数据的位置，其中闪存表的副本和闪存表的一个或多个副本的更新用于重构电源中断时闪存表。

9. 发明授权

US09009391B2 Solid state drive architecture 有权
标题翻译：固态硬盘架构
公开(公告)号：US09009391B2
公开(公告)日：2015-04-14
申请号：US13280206
申请日：2011-10-24
申请人： Ajoy Aswadhati
发明人： Ajoy Aswadhati
IPC分类号： G06F12/02 , G11C16/00 , G06F13/16 , G06F13/28 , G06F13/40 , G06F3/06
CPC分类号： G11C16/00 , G06F3/0616 , G06F3/0658 , G06F3/0688 , G06F13/16 , G06F13/28 , G06F13/4022
摘要： Embodiments of apparatuses, methods and systems of solid state drive are disclosed. One embodiment of a solid state drive includes a non-blocking fabric, wherein the non-blocking fabric comprises a plurality of ports, wherein a subset of the plurality of ports are each connected to a flash controller that is connected to at least one array of flash memory. Further, this embodiment includes a flash scheduler for scheduling data traffic through the non-blocking fabric, wherein the data traffic comprises a plurality of data packets, wherein the flash scheduler extracts flash fabric header information from each of the data packets and schedules the data traffic through the non-blocking fabric based on the extracted flash fabric header information. The scheduled data traffic provides transfer of data packets through the non-blocking fabric from at least one array of flash memory to at least one other array of flash memory.
摘要翻译：公开了固态驱动装置，方法和系统的实施例。固态驱动器的一个实施例包括非阻塞织物，其中非阻塞织物包括多个端口，其中多个端口的子集各自连接到闪存控制器，闪存控制器连接到至少一个阵列闪存此外，该实施例包括用于通过非阻塞结构调度数据业务的闪存调度器，其中数据业务包括多个数据分组，其中闪存调度器从每个数据分组中提取闪存结构报头信息，并且调度数据业务通过基于提取的闪存Fabric头信息的非阻塞结构。调度的数据流量提供通过非阻塞结构从至少一个闪存阵列到至少一个其他闪存阵列的数据分组的传送。

10. 发明授权

US09002036B2 Multiple microphone system 有权
标题翻译：多麦克风系统
公开(公告)号：US09002036B2
公开(公告)日：2015-04-07
申请号：US13454508
申请日：2012-04-24
申请人： Kieran P. Harney , Jason Weigold , Gary Elko
发明人： Kieran P. Harney , Jason Weigold , Gary Elko
IPC分类号： H04R3/00 , H04R1/24
CPC分类号： H04R3/005 , H04R1/245 , H04R2410/05
摘要： A microphone system has a primary microphone for producing a primary signal, a secondary microphone for producing a secondary signal, and a selector operatively coupled with both the primary microphone and the secondary microphone. The system also has an output for delivering an output audible signal principally produced by one of the to microphones. The selector selectively permits either 1) at least a portion of the primary signal and/or 2) at least a portion of the secondary signal to be forwarded to the output as a function of the noise in the primary signal.
摘要翻译：麦克风系统具有用于产生主信号的主麦克风，用于产生辅助信号的次麦克风，以及可操作地与主麦克风和次麦克风耦合的选择器。该系统还具有用于传送主要由麦克风之一产生的输出可听信号的输出。选择器选择性地允许1）主信号的至少一部分和/或2）辅助信号的至少一部分作为主信号中的噪声的函数被转发到输出。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式