会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • MIM capacitor and method of fabricating the same
    • MIM电容器及其制造方法
    • US07968408B2
    • 2011-06-28
    • US12203971
    • 2008-09-04
    • Han-Choon Lee
    • Han-Choon Lee
    • H01L21/336H01L29/94
    • H01L28/75
    • A M-I-M capacitor semiconductor device capable of enhancing the reliability and capacitance of a capacitor and maximizing the integration density of the device, and a method of fabricating the same are disclosed. The semiconductor device includes a semiconductor substrate, a capacitor lower metal layer formed over the semiconductor substrate, a SiN capacitor dielectric layer having a thickness of approximately 30 nm or less formed over the capacitor lower metal layer, and a capacitor upper metal layer formed over a portion of the capacitor dielectric layer and overlapping with the capacitor lower metal layer.
    • 公开了能够提高电容器的可靠性和电容并且最大化器件的集成密度的M-I-M电容器半导体器件及其制造方法。 半导体器件包括半导体衬底,形成在半导体衬底上的电容器下金属层,形成在电容器下金属层上方的厚度约为30nm或更小的SiN电容器电介质层,以及形成在电容器上金属层上的电容器上金属层 电容器介电层的一部分并与电容器下金属层重叠。
    • 5. 发明申请
    • SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
    • 半导体器件及其制造方法
    • US20090065897A1
    • 2009-03-12
    • US12203971
    • 2008-09-04
    • Han-Choon Lee
    • Han-Choon Lee
    • H01L29/92H01L21/02
    • H01L28/75
    • A M-I-M capacitor semiconductor device capable of enhancing the reliability and capacitance of a capacitor and maximizing the integration density of the device, and a method of fabricating the same are disclosed. The semiconductor device includes a semiconductor substrate, a capacitor lower metal layer formed over the semiconductor substrate, a SiN capacitor dielectric layer having a thickness of approximately 30 nm or less formed over the capacitor lower metal layer, and a capacitor upper metal layer formed over a portion of the capacitor dielectric layer and overlapping with the capacitor lower metal layer.
    • 公开了能够提高电容器的可靠性和电容并且最大化器件的集成密度的M-I-M电容器半导体器件及其制造方法。 半导体器件包括半导体衬底,形成在半导体衬底上的电容器下金属层,形成在电容器下金属层上方的厚度约为30nm或更小的SiN电容器电介质层,以及形成在电容器上金属层上的电容器上金属层 电容器介电层的一部分并与电容器下金属层重叠。