专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08309958B2 Semiconductor memory device and method of manufacturing same 有权
标题翻译：半导体存储器件及其制造方法
公开(公告)号：US08309958B2
公开(公告)日：2012-11-13
申请号：US12872284
申请日：2010-08-31
申请人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
发明人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
IPC分类号： H01L29/06 , H01L29/12 , H01L45/00
CPC分类号： H01L27/1021 , H01L27/101
摘要： According to one embodiment, a semiconductor memory device includes a word line interconnection layer, a bit line interconnection layer and a pillar. The word line interconnection layer includes a plurality of word lines which extend in a first direction. The bit line interconnection layer includes a plurality of bit lines which extend in a second direction crossing over the first direction. The pillar is arranged between each of the word lines and each of the bit lines. The pillar includes a silicon diode and a variable resistance film, and the silicon diode includes a p-type portion and an n-type portion. The word line interconnection layer and the bit line interconnection layer are alternately stacked, and a compressive force is applied to the silicon diode in a direction in which the p-type portion and the n-type portion become closer to each other.
摘要翻译：根据一个实施例，半导体存储器件包括字线互连层，位线互连层和柱。字线互连层包括沿第一方向延伸的多个字线。位线互连层包括沿与第一方向交叉的第二方向延伸的多个位线。支柱布置在每个字线和每个位线之间。支柱包括硅二极管和可变电阻膜，并且硅二极管包括p型部分和n型部分。字线互连层和位线互连层交替堆叠，并且在p型部分和n型部分变得更接近的方向上对硅二极管施加压缩力。

2. 发明申请

US20120091414A1 SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME 失效
标题翻译：半导体器件及其制造方法
公开(公告)号：US20120091414A1
公开(公告)日：2012-04-19
申请号：US13052143
申请日：2011-03-21
申请人： Yoko IWAKAJI , Jun Hirota , Moto Yabuki , Wakana Kai , Hirokazu Ishida , Ichiro Mizushima
发明人： Yoko IWAKAJI , Jun Hirota , Moto Yabuki , Wakana Kai , Hirokazu Ishida , Ichiro Mizushima
IPC分类号： H01L47/00 , H01L21/20 , H01L29/04
CPC分类号： H01L29/045 , H01L21/02425 , H01L21/0245 , H01L21/02502 , H01L21/02516 , H01L21/02532 , H01L21/02609 , H01L21/02667 , H01L27/1021 , H01L27/2409 , H01L27/2463 , H01L27/2481 , H01L29/685 , H01L29/868 , H01L45/04 , H01L45/1233 , H01L45/145 , H01L45/16 , H01L45/1675
摘要： According to one embodiment, a semiconductor device includes a plurality of silicon films. The plurality of silicon films are disposed on one plane and are made of polysilicon containing an impurity. A crystal orientation of each of the silicon films is a (311) orientation.
摘要翻译：根据一个实施例，半导体器件包括多个硅膜。多个硅膜设置在一个平面上，由含有杂质的多晶硅制成。每个硅膜的晶体取向为（311）取向。

3. 发明授权

US08664631B2 Nonvolatile memory device 失效
标题翻译：非易失性存储器件
公开(公告)号：US08664631B2
公开(公告)日：2014-03-04
申请号：US13236713
申请日：2011-09-20
申请人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
发明人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
IPC分类号： H01L45/00
CPC分类号： H01L45/04 , H01L27/2409 , H01L27/2481 , H01L45/1233 , H01L45/145 , H01L45/1675
摘要： According to one embodiment, a nonvolatile memory device includes a word line interconnect layer, a bit line interconnect layer, a pillar, and charge bearing members. The word line interconnect layer includes a plurality of word lines extending in a first direction. The bit line interconnect layer includes a plurality of bit lines extending in a second direction that intersects the first direction. The pillar is disposed between each of the word lines and each of the bit lines. The charge bearing members contain a negative fixed charge, and provided on side faces of the pillars. The pillars includes a diode film provided with a p-type layer and an n-type layer and a variable resistance film stacked on the diode film. The charge bearing member is disposed on side faces of the p-type layer, and is not disposed on side faces of the n-type layer.
摘要翻译：根据一个实施例，非易失性存储器件包括字线互连层，位线互连层，柱和电荷承载部件。字线互连层包括沿第一方向延伸的多个字线。位线互连层包括沿与第一方向相交的第二方向延伸的多个位线。支柱设置在每个字线和每个位线之间。电荷承载部件包含负的固定电荷，并且设置在支柱的侧面上。支柱包括二极管膜，该二极管膜设置有层叠在二极管膜上的p型层和n型层以及可变电阻膜。电荷承载部件配置在p型层的侧面，不配置在n型层的侧面。

4. 发明申请

US20130077461A1 STORAGE DEVICE 审中-公开
标题翻译：储存设备
公开(公告)号：US20130077461A1
公开(公告)日：2013-03-28
申请号：US13423755
申请日：2012-03-19
申请人： Akihiro Koga , Yasushi Tomizawa , Hideo Shinomiya , Moto Yabuki , Jun Hirota , Yoshihisa Iwata , Masayuki Ichige , Kikuko Sugimae , Junya Matsunami
发明人： Akihiro Koga , Yasushi Tomizawa , Hideo Shinomiya , Moto Yabuki , Jun Hirota , Yoshihisa Iwata , Masayuki Ichige , Kikuko Sugimae , Junya Matsunami
IPC分类号： G11B9/00
CPC分类号： G11B9/02 , G11B9/1418 , G11B9/1436
摘要： A storage device includes a recording medium, a probe, a substrate, and a processing unit. The recording medium stores a signal. The probe reads or writes the signal to/from the recording medium. The substrate is provided with the probe via a conductive anchor interposed therebetween and a first connection terminal connected to the probe. The processing unit is provided on the substrate and has a second connection terminal. The second connection terminal is connected to the first connection terminal.
摘要翻译：存储装置包括记录介质，探针，基板和处理单元。记录介质存储信号。探头将信号读取或写入记录介质。基板经由插入其间的导电锚固体和连接到探针的第一连接端子设置有探针。处理单元设置在基板上，并具有第二连接端子。第二连接端子连接到第一连接端子。

5. 发明申请

US20110193049A1 MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME 失效
标题翻译：存储器件及其制造方法
公开(公告)号：US20110193049A1
公开(公告)日：2011-08-11
申请号：US12844374
申请日：2010-07-27
申请人： Yoko IWAKAJI , Jun Hirota , Kyoichi Suguro , Moto Yabuki
发明人： Yoko IWAKAJI , Jun Hirota , Kyoichi Suguro , Moto Yabuki
IPC分类号： H01L45/00 , H01L21/02
CPC分类号： H01L27/1021 , G11C13/0007 , G11C2213/71 , H01L27/2409 , H01L27/2481 , H01L45/04 , H01L45/1233 , H01L45/145 , H01L45/16 , H01L45/1675
摘要： According to one embodiment, a method for manufacturing a memory device is disclosed. The method includes forming a silicon diode. At least an upper portion of the silicon diode is made of a semiconductor material containing silicon and doped with impurity. The method includes forming a metal layer made of a metal on the silicon diode. The method includes forming a metal nitride layer made of a nitride of the metal on the metal layer. The method includes forming a resistance change film. In addition, the method includes reacting the metal layer with the silicon diode and the metal nitride layer by heat treatment to form an electrode film containing the metal, silicon, and nitrogen.
摘要翻译：根据一个实施例，公开了一种用于制造存储器件的方法。该方法包括形成硅二极管。硅二极管的至少上部由含有硅并掺杂杂质的半导体材料制成。该方法包括在硅二极管上形成由金属制成的金属层。该方法包括在金属层上形成由金属的氮化物制成的金属氮化物层。该方法包括形成电阻变化膜。此外，该方法包括通过热处理使金属层与硅二极管和金属氮化物层反应，以形成含有金属，硅和氮的电极膜。

6. 发明授权

US07759796B2 Semiconductor device with two barrier layers formed between copper-containing line layer and aluminum-containing conductive layer 失效
标题翻译：在含铜线层和含铝导电层之间形成有两个阻挡层的半导体器件
公开(公告)号：US07759796B2
公开(公告)日：2010-07-20
申请号：US12126284
申请日：2008-05-23
申请人： Jun Hirota
发明人： Jun Hirota
IPC分类号： H01L23/532
CPC分类号： H01L23/53238 , H01L21/76802 , H01L21/76846 , H01L21/76849 , H01L21/76856 , H01L21/76865 , H01L23/53223 , H01L2924/0002 , H01L2924/00
摘要： A semiconductor device according to an embodiment of the present invention includes a line layer containing Cu (copper), an inter layer dielectric formed on the line layer, a via hole formed in the inter layer dielectric on the line layer, a first barrier layer formed on the line layer in the via hole, a second barrier layer formed on the first barrier layer and on a sidewall of the via hole, and a conductive layer formed on the second barrier layer and containing Al (aluminum).
摘要翻译：根据本发明的实施例的半导体器件包括：包含Cu（铜）的线层，在线层上形成的层间电介质，形成在线层上的层间电介质中的通孔，形成的第一阻挡层在通孔的线层上，形成在第一阻挡层上和通孔的侧壁上的第二阻挡层和形成在第二阻挡层上并含有Al（铝）的导电层。

7. 发明授权

US07392058B2 Communication terminal device, information providing device, and cellular telephone system 有权
标题翻译：通信终端设备，信息提供设备和蜂窝电话系统
公开(公告)号：US07392058B2
公开(公告)日：2008-06-24
申请号：US11118380
申请日：2005-05-02
申请人： Jun Hirota , Masaki Kinoshita
发明人： Jun Hirota , Masaki Kinoshita
IPC分类号： H04M1/00
CPC分类号： H04L65/604 , H04L29/06027 , H04L65/4092 , H04L65/608 , H04M1/0214 , H04M2250/16 , H04N21/2543 , H04N21/41407 , H04N21/4312 , H04N21/4314 , H04N21/4882 , H04N21/6581 , H04N21/8133
摘要： A communication terminal device includes a first display part configured to display streaming sub information, a second display part configured to display streaming main information related to the streaming sub information, a sub information reception unit configured to receive the streaming sub information sequentially transmitted from an information providing device and to display the received streaming sub information on the first display part, a request transmission unit configured to transmit to the information providing device an information request signal for requesting the streaming main information related to the streaming sub information displayed on the first display part, and a main information reception unit configured to receive the streaming main information and to display the streaming main information on the second display part.
摘要翻译：一种通信终端装置，具备：第一显示部，被配置为显示流媒体子信息;第二显示部，被配置为显示与所述流媒体子信息相关的流媒体主信息;子信息接收部，被配置为接收从信息顺序发送的流式传输子信息提供设备并在第一显示部分上显示所接收的流式传输子信息;请求传输单元，被配置为向信息提供设备发送信息请求信号，用于请求与第一显示部分上显示的流式传输子信息相关的传输主要信息以及主信息接收单元，被配置为接收流式主信息并在第二显示部分上显示流主要信息。

8. 发明申请

US20070254474A1 Method for manufacturing a semiconductor device 失效
标题翻译：半导体器件的制造方法
公开(公告)号：US20070254474A1
公开(公告)日：2007-11-01
申请号：US11790723
申请日：2007-04-27
申请人： Hideo Shinomiya , Jun Hirota , Mie Matsuo , Hisashi Kaneko
发明人： Hideo Shinomiya , Jun Hirota , Mie Matsuo , Hisashi Kaneko
IPC分类号： H01L21/4763
CPC分类号： H01L21/76838 , G03F9/708 , G03F9/7084 , H01L23/544 , H01L2924/0002 , H01L2924/00
摘要： A method for manufacturing a semiconductor device includes forming a copper anti-diffusion film on a copper trench wiring layer, and forming an opening portion in the copper anti-diffusion film by laser aberration, the opening portion being formed in a region corresponding to an alignment region used for lithography process for forming an aluminum wiring on the copper trench wiring layer.
摘要翻译：一种半导体器件的制造方法，其特征在于，在铜沟布线层上形成铜抗扩散膜，通过激光像差在所述铜防扩散膜中形成开口部，所述开口部形成在对应于用于在铜沟布线层上形成铝布线的光刻工艺的区域。

9. 发明授权

US08558354B2 Semiconductor device and method for manufacturing the same 失效
标题翻译：半导体装置及其制造方法
公开(公告)号：US08558354B2
公开(公告)日：2013-10-15
申请号：US13052143
申请日：2011-03-21
申请人： Yoko Iwakaji , Jun Hirota , Moto Yabuki , Wakana Kai , Hirokazu Ishida , Ichiro Mizushima
发明人： Yoko Iwakaji , Jun Hirota , Moto Yabuki , Wakana Kai , Hirokazu Ishida , Ichiro Mizushima
IPC分类号： H01L29/04
CPC分类号： H01L29/045 , H01L21/02425 , H01L21/0245 , H01L21/02502 , H01L21/02516 , H01L21/02532 , H01L21/02609 , H01L21/02667 , H01L27/1021 , H01L27/2409 , H01L27/2463 , H01L27/2481 , H01L29/685 , H01L29/868 , H01L45/04 , H01L45/1233 , H01L45/145 , H01L45/16 , H01L45/1675
摘要： According to one embodiment, a semiconductor device includes a plurality of silicon films. The plurality of silicon films are disposed on one plane and are made of polysilicon containing an impurity. A crystal orientation of each of the silicon films is a (311) orientation.
摘要翻译：根据一个实施例，半导体器件包括多个硅膜。多个硅膜设置在一个平面上，由含有杂质的多晶硅制成。每个硅膜的晶体取向为（311）取向。

10. 发明申请

US20120235107A1 NONVOLATILE MEMORY DEVICE 失效
标题翻译：非易失性存储器件
公开(公告)号：US20120235107A1
公开(公告)日：2012-09-20
申请号：US13236713
申请日：2011-09-20
申请人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
发明人： Jun Hirota , Yoko Iwakaji , Moto Yabuki
IPC分类号： H01L45/00
CPC分类号： H01L45/04 , H01L27/2409 , H01L27/2481 , H01L45/1233 , H01L45/145 , H01L45/1675
摘要： According to one embodiment, a nonvolatile memory device includes a word line interconnect layer, a bit line interconnect layer, a pillar, and charge bearing members. The word line interconnect layer includes a plurality of word lines extending in a first direction. The bit line interconnect layer includes a plurality of bit lines extending in a second direction that intersects the first direction. The pillar is disposed between each of the word lines and each of the bit lines. The charge bearing members contain a negative fixed charge, and provided on side faces of the pillars. The pillars includes a diode film provided with a p-type layer and an n-type layer and a variable resistance film stacked on the diode film. The charge bearing member is disposed on side faces of the p-type layer, and is not disposed on side faces of the n-type layer.
摘要翻译：根据一个实施例，非易失性存储器件包括字线互连层，位线互连层，柱和电荷承载部件。字线互连层包括沿第一方向延伸的多个字线。位线互连层包括沿与第一方向相交的第二方向延伸的多个位线。支柱设置在每个字线和每个位线之间。电荷承载部件包含负的固定电荷，并且设置在支柱的侧面上。支柱包括二极管膜，该二极管膜设置有层叠在二极管膜上的p型层和n型层以及可变电阻膜。电荷承载部件配置在p型层的侧面，不配置在n型层的侧面。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式