专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US11768781B2 Apparatus and method for memory management in a graphics processing environment 有权
公开(公告)号：US11768781B2
公开(公告)日：2023-09-26
申请号：US17827556
申请日：2022-05-27
申请人： Niranjan L. Cooray , Abhishek R. Appu , Altug Koker , Joydeep Ray , Balaji Vembu , Pattabhiraman K , David Puffer , David J. Cowperthwaite , Rajesh M. Sankaran , Satyeshwar Singh , Sameer Kp , Ankur N. Shah , Kun Tian
发明人： Niranjan L. Cooray , Abhishek R. Appu , Altug Koker , Joydeep Ray , Balaji Vembu , Pattabhiraman K , David Puffer , David J. Cowperthwaite , Rajesh M. Sankaran , Satyeshwar Singh , Sameer Kp , Ankur N. Shah , Kun Tian
IPC分类号： G06F9/455 , G06F9/50 , G06F13/16 , G06F12/1009 , G06F12/1027 , G06F12/1036 , G06F12/0802 , G06F13/40
CPC分类号： G06F13/16 , G06F12/0802 , G06F12/1009 , G06F12/1027 , G06F12/1036 , G06F13/4068 , G06F2212/1024 , G06F2212/302 , G06F2212/60 , G06F2212/68
摘要： An apparatus and method are described for implementing memory management in a graphics processing system. For example, one embodiment of an apparatus comprises: a first plurality of graphics processing resources to execute graphics commands and process graphics data; a first memory management unit (MMU) to communicatively couple the first plurality of graphics processing resources to a system-level MMU to access a system memory; a second plurality of graphics processing resources to execute graphics commands and process graphics data; a second MMU to communicatively couple the second plurality of graphics processing resources to the first MMU; wherein the first MMU is configured as a master MMU having a direct connection to the system-level MMU and the second MMU comprises a slave MMU configured to send memory transactions to the first MMU, the first MMU either servicing a memory transaction or sending the memory transaction to the system-level MMU on behalf of the second MMU.

2. 发明授权

US10467033B2 Enabling efficient nested virtualization 有权
公开(公告)号：US10467033B2
公开(公告)日：2019-11-05
申请号：US13997888
申请日：2011-12-22
申请人： Kun Tian , Yao Zu Dong
发明人： Kun Tian , Yao Zu Dong
IPC分类号： G06F9/455
摘要： Embodiments of the invention enable dynamic level boosting of operations across virtualization layers to enable efficient nested virtualization. Embodiments of the invention execute a first virtual machine monitor (VMM) to virtualize system hardware. A nested virtualization environment is created by executing a plurality of upper level VMMs via virtual machines (VMs). These upper level VMMs are used to execute an upper level virtualization layer including an operating system (OS).During operation of the above described nested virtualization environment, a privileged instruction issued from an OS is trapped and emulated via the respective upper level VMM (i.e., the VMM that creates the VM for that OS). Embodiments of the invention enable the emulation of the privileged instruction via a lower level VMM. In some embodiments, the emulated instruction is executed via the first VMM with little to no involvement of any intermediate virtualization layers residing between the first and upper level VMMs.

3. 发明授权

US09619860B2 Hybrid on-demand graphics translation table shadowing 有权
公开(公告)号：US09619860B2
公开(公告)日：2017-04-11
申请号：US14777738
申请日：2014-12-24
申请人： Yao Zu Dong , Xiao Zheng , Kun Tian
发明人： Yao Zu Dong , Xiao Zheng , Kun Tian
IPC分类号： G06F12/1009 , G06F9/455 , G06T1/60 , G06F12/10
CPC分类号： G06T1/60 , G06F9/455 , G06F9/45533 , G06F9/45558 , G06F12/10 , G06F12/1009 , G06F12/1081 , G06F2009/45562 , G06F2009/45591 , G06F2212/1016 , G06F2212/151 , G06F2212/302
摘要： In several embodiments, a graphics processor couples to a virtual machine monitor (VMM) to present a virtual graphics processor to one or more virtual machines. A mediator for the virtual graphics processor synchronously shadows modifications to a guest graphics translation table (GTT) of a virtual machine to a shadow GTT of the VMM using trap and emulate virtualization. If the mediator detects a frequency of modifications to the guest GTT that exceeds a threshold the mediator may then asynchronously shadow at least a portion of the guest GTT to the shadow GTT and rebuild the shadow GTT prior to submitting commands for the virtual graphics processor to the graphics processor.

4. 发明申请

US20130159580A1 COOPERATED INTERRUPT MODERATION FOR A VIRTUALIZATION ENVIRONMENT 有权
标题翻译：虚拟化环境的合作中断演变
公开(公告)号：US20130159580A1
公开(公告)日：2013-06-20
申请号：US13516149
申请日：2009-12-17
申请人： YaoZu Dong , Yunhong Jiang , Kun Tian
发明人： YaoZu Dong , Yunhong Jiang , Kun Tian
IPC分类号： G06F9/48
CPC分类号： G06F9/45558 , G06F9/45545 , G06F9/48 , G06F9/4812 , G06F9/5077 , G06F13/24 , G06F2009/45595 , G06F2213/2408 , H04L69/321
摘要： Generally, this disclosure describes systems (and methods) for moderating interrupts in a virtualization environment. An overflow interrupt interval is defined. The overflow interrupt interval is used for triggering activation of an inactive guest so that the guest may respond to a critical event. The guest, including a network application, may be active for a first time interval and inactive for a second time interval. A latency interrupt interval may be defined. The latency interrupt interval is configured for interrupt moderation when the network application associated with a packet flow is active, i.e., when the guest including the network application is active on a processor. Of course, many alternatives, variations, and modifications are possible without departing from this embodiment.
摘要翻译：通常，本公开描述了用于调节虚拟化环境中的中断的系统（和方法）。定义溢出中断间隔。溢出中断间隔用于触发非活动访客的激活，以便客人可以响应关键事件。包括网络应用在内的客户端可以在第一时间间隔内处于活动状态，并且在第二时间间隔内不活动。可以定义延迟中断间隔。当与分组流相关联的网络应用是活动的时，即当包括网络应用在内的客户在处理器上活动时，延迟中断间隔被配置用于中断节制。当然，在不偏离本实施例的情况下，可以进行许多替代，变化和修改。

5. 发明申请

US20130013877A1 HOT-SWAPPING ACTIVE MEMORY FOR VIRTUAL MACHINES WITH DIRECTED I/O 有权
标题翻译：用于直接I / O的虚拟机的HOT-SWAPPING主动存储器
公开(公告)号：US20130013877A1
公开(公告)日：2013-01-10
申请号：US12934619
申请日：2010-03-31
申请人： Kun Tian
发明人： Kun Tian
IPC分类号： G06F12/02
CPC分类号： G06F12/10 , G06F12/1081 , G06F13/28
摘要： Embodiments of the invention describe a DMA Remapping unit (DRU) to receive, from a virtual machine monitor (VMM), a hot-page swap (HPS) request, the HPS request to include a virtual address, in use by at least one virtual machine (VM), mapped to a first memory page location, and a second memory page location. The DRU further blocks DMA requests to addresses of memory being remapped until the HPS request is fulfilled, copies the content of the first memory page location to the second memory page location, and ramps the virtual address from the first memory page location to the second memory page location.
摘要翻译：本发明的实施例描述了一种DMA重映射单元（DRU），用于从虚拟机监视器（VMM）接收热页交换（HPS）请求，包括虚拟地址的HPS请求在至少一个虚拟的机器（VM），映射到第一存储器页面位置和第二存储器页面位置。 DRU进一步阻止DMA请求被重新映射的存储器的地址直到满足HPS请求，将第一存储器页面位置的内容复制到第二存储器页面位置，并且将虚拟地址从第一存储器页面位置斜坡到第二存储器页面位置。

6. 发明申请

US20120066676A1 DISABLING CIRCUITRY FROM INITIATING MODIFICATION, AT LEAST IN PART, OF STATE-ASSOCIATED INFORMATION 审中-公开
标题翻译：根据状态相关信息部分，禁止启动电路的修改
公开(公告)号：US20120066676A1
公开(公告)日：2012-03-15
申请号：US12878772
申请日：2010-09-09
申请人： Yao Zu Dong , Kun Tian , Yunhong Jiang
发明人： Yao Zu Dong , Kun Tian , Yunhong Jiang
IPC分类号： G06F9/455 , G06F12/00
CPC分类号： G06F9/45558 , G06F2009/4557 , G06F2009/45579
摘要： An embodiment may include circuitry to be comprised at least in part in a first host, and being enabled, when the circuitry is in a first mode of operation, to modify, at least in part, first information maintained, at least in part, by the circuitry and associated, at least in part, with at least one operational state. The circuitry may be disabled from initiating modification to the first information when the circuitry is in a second mode. The circuitry may enter the second mode in response to at least one command. When in the second mode, the circuitry may (1) copy, at least in part, the first information to at least one memory region, (2) replace, at least in part, the first information with second information, and (3) enter at least another operational state associated, at least in part, with the second information.
摘要翻译：实施例可以包括至少部分地包括在第一主机中的电路，并且当电路处于第一操作模式时，能够至少部分地修改至少部分地由该电路并且至少部分地具有至少一个操作状态。当电路处于第二模式时，电路可能被禁止发起对第一信息的修改。响应于至少一个命令，电路可以进入第二模式。当在第二模式中，电路可以（1）至少部分地将第一信息复制到至少一个存储器区域，（2）至少部分地用第二信息替换第一信息，以及（3）至少部分地输入与第二信息相关联的至少另一个操作状态。

7. 发明申请

US20160328333A1 APPARATUS AND METHOD FOR MANAGING A VIRTUAL GRAPHICS PROCESSOR UNIT (VGPU) 有权
标题翻译：用于管理虚拟图形处理器单元（VGPU）的装置和方法
公开(公告)号：US20160328333A1
公开(公告)日：2016-11-10
申请号：US14780401
申请日：2014-12-23
申请人： Yao Zu DONG , Kun TIAN
发明人： Yao Zu DONG , Kun TIAN
IPC分类号： G06F12/109 , G06T1/20 , G06T1/60 , G06F9/455
CPC分类号： G06F12/109 , G06F9/455 , G06F9/45533 , G06F9/45558 , G06F9/50 , G06F12/02 , G06F2009/45583 , G06F2212/657 , G06T1/20 , G06T1/60 , G06T2200/28
摘要： An apparatus and method are described for managing a virtual graphics processor unit (GPU). For example, one embodiment of an apparatus comprises: a dynamic addressing module to map portions of an address space required by the virtual machine to matching free address spaces of a host if such matching free address spaces are available, and to select non-matching address spaces for those portions of the address space required by the virtual machine which cannot be matched with free address spaces of the host; and a balloon module to perform address space ballooning (ASB) techniques for those portions of the address space required by the virtual machine which have been mapped to matching address spaces of the host; and address remapping logic to perform address remapping techniques for those portions of the address space required by the virtual machine which have not been mapped to matching address spaces of the host.
摘要翻译：描述了一种用于管理虚拟图形处理器单元（GPU）的装置和方法。例如，设备的一个实施例包括：动态寻址模块，用于将虚拟机所需的地址空间的部分映射到主机的匹配空闲地址空间，如果这样的匹配空闲地址空间可用，并且选择非匹配地址不能与主机的空闲地址空间匹配的虚拟机所需的地址空间部分空间; 以及气球模块，用于为已经映射到主机的匹配地址空间的虚拟机所需的地址空间的那些部分执行地址空间扩充（ASB）技术; 以及地址重映射逻辑以对未被映射到主机的匹配地址空间的虚拟机所需的地址空间的那些部分执行地址重映射技术。

8. 发明授权

US09276875B2 Cooperated approach to network packet filtering 有权
标题翻译：网络包过滤的合作方法
公开(公告)号：US09276875B2
公开(公告)日：2016-03-01
申请号：US13882106
申请日：2010-10-28
申请人： Yaozu Dong , Kun Tian
发明人： Yaozu Dong , Kun Tian
IPC分类号： G06F13/00 , H04L12/931 , H04L12/701 , G06F9/455 , H04L29/06
CPC分类号： H04L49/00 , G06F9/45533 , H04L45/00 , H04L63/0245 , H04L63/0263
摘要： An apparatus, system, method, and machine-readable medium are disclosed. In one embodiment the apparatus is a network interface controller that includes one virtual function owned by a virtual machine present in the computer system. The controller includes a simple filtering agent that is associated with the first virtual function. The agent enforces simple filter rules for received network packets. The simple filter rules are capable of blocking the network packets from reaching the virtual machine. The apparatus also includes another virtual function that is owned by a virtual machine monitor present in the computer system. The controller also includes a side bounce filtering agent to forward the first network packet to the second virtual function if the first packet is blocked by the at least one of the one or more simple filter rules.
摘要翻译：公开了一种装置，系统，方法和机器可读介质。在一个实施例中，该装置是包括由计算机系统中存在的虚拟机拥有的一个虚拟功能的网络接口控制器。控制器包括与第一虚拟功能相关联的简单过滤代理。代理对接收到的网络数据包执行简单的过滤规则。简单的过滤规则能够阻止网络数据包到达虚拟机。该装置还包括由计算机系统中存在的虚拟机监视器拥有的另一虚拟功能。如果第一分组被一个或多个简单过滤器规则中的至少一个阻挡，则控制器还包括侧向反弹过滤代理，以将第一网络分组转发到第二虚拟功能。

9. 发明授权

US08533390B2 Circular buffer in a redundant virtualization environment 有权
标题翻译：冗余虚拟化环境中的循环缓冲区
公开(公告)号：US08533390B2
公开(公告)日：2013-09-10
申请号：US12872235
申请日：2010-08-31
申请人： Yao Zu Dong , Kun Tian , Yunhong Jiang
发明人： Yao Zu Dong , Kun Tian , Yunhong Jiang
IPC分类号： G06F12/00
CPC分类号： G06F5/10 , G06F2205/106
摘要： Embodiments of systems, apparatuses, and methods for a circular buffer in a redundant virtualization environment are disclosed. In one embodiment, an apparatus includes a head indicator storage location, an outgoing tail indicator storage location, a buffer tail storage location, and fetch hardware. The head indicator, outgoing tail indicators, and buffer tail indicators are to indicate a head, outgoing tail, and buffer tail, respectively, of a circular buffer. The fetch hardware is to fetch from the head of the circular buffer and advance the head no further than the outgoing tail. The buffer tail is to be filled by software and advanced no further than the head.
摘要翻译：公开了用于冗余虚拟化环境中的循环缓冲器的系统，装置和方法的实施例。在一个实施例中，装置包括头部指示器存储位置，输出尾部指示器存储位置，缓冲器尾部存储位置和提取硬件。头部指示器，输出尾部指示器和缓冲器尾部指示器分别指示循环缓冲器的头部，出口尾部和缓冲器尾部。提取硬件是从循环缓冲区的头部取出，并且不要将输出尾部提前。缓冲尾巴要由软件填充，不要超过头。

10. 发明申请

US20120054408A1 CIRCULAR BUFFER IN A REDUNDANT VIRTUALIZATION ENVIRONMENT 有权
标题翻译：循环缓存在冗余虚拟化环境中
公开(公告)号：US20120054408A1
公开(公告)日：2012-03-01
申请号：US12872235
申请日：2010-08-31
申请人： Yao Zu (Eddie) Dong , Kun Tian , Yunhong (Yunhong) Jiang
发明人： Yao Zu (Eddie) Dong , Kun Tian , Yunhong (Yunhong) Jiang
IPC分类号： G06F12/00 , G06F3/00
CPC分类号： G06F5/10 , G06F2205/106
摘要： Embodiments of systems, apparatuses, and methods for a circular buffer in a redundant virtualization environment are disclosed. In one embodiment, an apparatus includes a head indicator storage location, an outgoing tail indicator storage location, a buffer tail storage location, and fetch hardware. The head indicator, outgoing tail indicators, and buffer tail indicators are to indicate a head, outgoing tail, and buffer tail, respectively, of a circular buffer. The fetch hardware is to fetch from the head of the circular buffer and advance the head no further than the outgoing tail. The buffer tail is to be filled by software and advanced no further than the head.
摘要翻译：公开了用于冗余虚拟化环境中的循环缓冲器的系统，装置和方法的实施例。在一个实施例中，装置包括头部指示器存储位置，输出尾部指示器存储位置，缓冲器尾部存储位置和提取硬件。头部指示器，输出尾部指示器和缓冲器尾部指示器分别指示循环缓冲器的头部，出口尾部和缓冲器尾部。提取硬件是从循环缓冲区的头部取出，并且不要将输出尾部提前。缓冲尾巴要由软件填充，不要超过头。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式