会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Display device
    • 显示设备
    • US08912992B2
    • 2014-12-16
    • US13437038
    • 2012-04-02
    • Takahiro OchiaiMitsuru GotoHiroyuki HigashijimaMotoharu Miyamoto
    • Takahiro OchiaiMitsuru GotoHiroyuki HigashijimaMotoharu Miyamoto
    • G09G3/36
    • G09G3/3677G09G2310/0205G09G2310/08
    • A display device includes a driving circuit that applies an active potential which is a potential for turning on pixel transistors sequentially to a plurality of output signal lines, wherein the driving circuit includes a main driving circuit that outputs the active potential to one end of the output signal line of the plurality of output signal lines by applying a clock signal caused by a input of the active potential output from the upper output signal line, and an auxiliary driving circuit that has an auxiliary transistor which is a transistor where the other end of the output signal line is connected to a signal line for the clock signal via the source or the drain. Thereby, output waveform distortion in the scanning signal line can be improved and thus display quality can be enhanced.
    • 显示装置包括:驱动电路,其施加作为使像素晶体管顺序地接通到多个输出信号线的电位的有效电位,其中,所述驱动电路包括将所述有源电位输出到所述输出的一端的主驱动电路 通过施加由从上部输出信号线输出的有效电位的输入引起的时钟信号,以及具有作为晶体管的辅助晶体管的辅助晶体管的多个输出信号线的信号线, 输出信号线通过源极或漏极连接到时钟信号的信号线。 由此,能够提高扫描信号线的输出波形失真,能够提高显示质量。
    • 5. 发明申请
    • DRIVE CIRCUIT FOR DISPLAY PANEL, AND DISPLAY DEVICE
    • 用于显示面板的驱动电路和显示设备
    • US20120075282A1
    • 2012-03-29
    • US13239789
    • 2011-09-22
    • Hiroyuki HIGASHIJIMATakahiro OchiaiMitsuru Goto
    • Hiroyuki HIGASHIJIMATakahiro OchiaiMitsuru Goto
    • G09G5/00
    • G09G3/3677
    • In a unit drive circuit in each stage in a shift register, a transistor which is maintained in ON state during a period where the unit drive circuit in the stage does not perform an outputting operation is configured not to generate Vth shift. As switches, transistors T6A, T6B are connected between the output terminal OUT and AC power sources VA, VB. At least one of T6A, T6B is brought into ON state and T6A, T6B are alternately brought into OFF state during the period other than the outputting operation period. VA, VB supply L level during a period where T6A, T6B are in ON state, while VA, VB supply a ground potential GND which is an intermediate potential between an H level and an L level during a period where T6A, T6B are in OFF state.
    • 在移位寄存器的各级的单位驱动电路中,在阶段的单位驱动电路不执行输出动作的期间内保持导通状态的晶体管被​​构成为不产生Vth偏移。 作为开关,晶体管T6A,T6B连接在输出端子OUT和AC电源VA,VB之间。 T6A,T6B中的至少一个变为导通状态,并且在输出操作期间以外的期间,T6A,T6B交替进入截止状态。 VA,VB在T6A,T6B处于导通状态的期间供给L电平,而在V6B,T6B为OFF的期间,VA,VB提供作为H电平和L电平之间的中间电位的地电位GND 州。
    • 8. 发明申请
    • GATE SIGNAL LINE DRIVING CIRCUIT AND DISPLAY DEVICE
    • 门控信号线路驱动电路和显示设备
    • US20100302217A1
    • 2010-12-02
    • US12785800
    • 2010-05-24
    • Takahiro OCHIAIMitsuru GotoYouzou NakayasuYuki OkadaNaoki Takada
    • Takahiro OCHIAIMitsuru GotoYouzou NakayasuYuki OkadaNaoki Takada
    • G06F3/038H03K3/00
    • G09G3/3696G09G3/3674G09G2300/0434
    • A gate signal line driving circuit which suppresses noises in a gate signal and a display device which uses the gate signal line driving circuit are provided. A first basic circuit provided to a gate signal line driving circuit includes a HIGH voltage applying switching element which applies a HIGH voltage to gate signal lines in response to a signal HIGH period, and a LOW voltage applying switching circuit which applies a LOW voltage to the gate signal lines in response to a signal LOW period. In response to a signal HIGH period, a switch of the LOW voltage applying switching circuit of the first basic circuit is turned off based on a signal applied to a switch of the HIGH voltage applying switching element of a second basic circuit which assumes a signal HIGH period earlier than the first basic circuit.
    • 提供了抑制门信号中的噪声的门信号线驱动电路和使用栅信号线驱动电路的显示装置。 提供给栅极信号线驱动电路的第一基本电路包括:高电压施加开关元件,其响应于信号高电平周期向栅极信号线施加HIGH电压;以及低电压施加开关电路,其向所述低电压施加开关元件施加低电压 门信号线响应于信号低电平周期。 响应于信号高电平周期,第一基本电路的低电压施加开关电路的开关基于施加到假设信号为高的第二基本电路的高电压施加开关元件的开关的信号而截止 比第一个基本电路早。