会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method using vector component comprising first and second bits to regulate movement of dependent instructions in a microprocessor
    • 使用包括第一和第二位的矢量分量来调节微处理器中相关指令的移动的方法
    • US07490226B2
    • 2009-02-10
    • US11054289
    • 2005-02-09
    • Hung Qui LeDung Quoc NguyenRaymond Cheung Yeung
    • Hung Qui LeDung Quoc NguyenRaymond Cheung Yeung
    • G06F9/312
    • G06F9/383G06F9/3834G06F9/3838G06F9/3867
    • A method and related apparatus is provided for a processor having a number of registers, wherein instructions are sequentially issued to move through a sequence of execution stages, from an initial stage to a final write back stage. As a method, an embodiment includes the step of issuing a first instruction, such as an FMA instruction, to move through the sequence of execution stages, the first instruction being directed to a specified one of the registers. The method further includes issuing a second instruction to move through the execution stages, the second instruction being issued after the first instruction has issued, but before the first instruction reaches the final write back stage. The second instruction is likewise directed to the specified register, and comprises either a store instruction or a load instruction, selectively. R and W bits corresponding to the specified register are used to ensure that a store instruction does not read data from, and that a load instruction does not write data to the specified register, respectively, before the first instruction is moved to the final write back stage.
    • 提供了一种用于具有多个寄存器的处理器的方法和相关装置,其中顺序地发出指令以从初始阶段到最终回写阶段移动经过一系列执行阶段。 作为一种方法,实施例包括发出诸如FMA指令的第一指令以移动经过执行级序列的步骤,第一指令被引导到指定的一个寄存器。 该方法还包括发出第二指令以移动通过执行阶段,第二指令在第一指令发出之后但在第一指令到达最终回写阶段之前发出。 第二条指令同样针对指定的寄存器,并且选择性地包括存储指令或加载指令。 使用与指定寄存器相对应的R和W位来确保存储指令不会从第一指令移动到最终回写之前分别读取数据,并且加载指令不会将数据写入指定的寄存器 阶段。
    • 4. 发明授权
    • Method and apparatus for back to back issue of dependent instructions in an out of order issue queue
    • 方法和装置,用于在乱序问题队列中反向发布依赖指令
    • US07380104B2
    • 2008-05-27
    • US11380078
    • 2006-04-25
    • William Elton BurkyRaymond Cheung Yeung
    • William Elton BurkyRaymond Cheung Yeung
    • G06F9/30G06F9/40
    • G06F9/3836G06F9/3838
    • A method is provided for evaluating two or more instructions in an out of order issue queue during a particular cycle of the queue, to select an instruction for issue during the next following cycle. If an instruction was previously designated to issue during the particular cycle, one or more instructions in the queue are evaluated to determine if any of them are dependent on the designated instruction. For the evaluation, each instruction placed into the queue is accompanied by corresponding logic elements that provide destination to source compares for the instruction. In an embodiment comprising a method, the oldest ready instruction in the queue during a particular cycle is identified. When an instruction was previously designated to issue during the particular cycle, it is determined whether at least a first instruction in the queue complies with each condition in a set of conditions, the set including at least the conditions that the first instruction has a dependency on the designated instruction, and that the first instruction is older than the oldest ready instruction. The first instruction is selected for issue during the next following cycle only if the first instruction complies with each condition in the set.
    • 提供了一种用于在队列的特定周期期间评估出故障发送队列中的两个或更多个指令的方法,以在下一个后续周期中选择要发出的指令。 如果先前指定在特定周期内发出指令,则会对队列中的一个或多个指令进行评估,以确定其中任何一个是否依赖于指定的指令。 对于评估,放置到队列中的每条指令都伴随有相应的逻辑元素,为指令提供目标到源的比较。 在包括方法的实施例中,识别在特定周期期间队列中最早的就绪指令。 当先前指定在特定周期期间发出指令时,确定队列中的至少第一指令是否符合一组条件中的每个条件,该集合至少包括第一指令依赖于的条件 指定的指令,并且第一条指令比最早的就绪指令更旧。 仅当第一条指令符合该组中的每个条件时,才在下一个后续周期中选择第一条指令进行发布。
    • 8. 发明申请
    • METHOD AND APPARATUS FOR INCREASING THREAD PRIORITY IN RESPONSE TO FLUSH INFORMATION IN A MULTI-THREADED PROCESSOR OF AN INFORMATION HANDLING SYSTEM
    • 方法和装置在信息处理系统的多线程处理器中增加对冲洗信息的响应优先级
    • US20090193240A1
    • 2009-07-30
    • US12023028
    • 2008-01-30
    • Michael Karl GschwindRobert Alan PhilhowerRaymond Cheung Yeung
    • Michael Karl GschwindRobert Alan PhilhowerRaymond Cheung Yeung
    • G06F9/30
    • G06F9/3851G06F9/3842
    • An information handling system employs a processor that includes a thread priority controller. The processor includes a memory array that stores instruction threads including branch instructions. A branch unit in the processor sends flush information to the thread priority controller when a particular branch instruction in a particular instruction thread requires a flush operation. The flush information may indicate the correctness of incorrectness of a branch prediction for the particular branch instruction and thus the necessity of a flush operation. The flush information may also include a thread ID of the particular thread. If the flush information for the particular branch instruction of the particular thread indicates that a flush operation is necessary, the thread priority controller in response speculatively increases or boosts the priority of the particular instruction thread including the particular branch instruction. In this manner, a fetcher in the processor obtains ready access to the particular thread in the memory array.
    • 信息处理系统采用包括线程优先级控制器的处理器。 处理器包括存储包括分支指令的指令线程的存储器阵列。 当特定指令线程中的特定分支指令需要刷新操作时,处理器中的分支单元向线程优先级控制器发送刷新信息。 刷新信息可以指示特定分支指令的分支预测的不正确性的正确性,并且因此表明刷新操作的必要性。 刷新信息还可以包括特定线程的线程ID。 如果特定线程的特定分支指令的刷新信息指示需要刷新操作,则线程优先级控制器响应地推测地增加或提高包括特定分支指令的特定指令线程的优先级。 以这种方式,处理器中的提取器获得对存储器阵列中的特定线程的即时访问。
    • 9. 发明申请
    • Thread Priority Method for Ensuring Processing Fairness in Simultaneous Multi-Threading Microprocessors
    • 用于确保同时多线程微处理器处理公平性的线程优先级方法
    • US20080294884A1
    • 2008-11-27
    • US12129876
    • 2008-05-30
    • James Wilson BishopHung Qui LeDung Quoc NguyenBalaram SinharoyBrian William ThomptoRaymond Cheung Yeung
    • James Wilson BishopHung Qui LeDung Quoc NguyenBalaram SinharoyBrian William ThomptoRaymond Cheung Yeung
    • G06F9/30
    • G06F9/30101G06F9/3834G06F9/3851G06F9/3861G06F9/3885G06F9/4818G06F9/485
    • A method, apparatus, and computer program product are disclosed in a data processing system for ensuring processing fairness in simultaneous multi-threading (SMT) microprocessors that concurrently execute multiple threads during each clock cycle. A clock cycle priority is assigned to a first thread and to a second thread during a standard selection state that lasts for an expected number of clock cycles. The clock cycle priority is assigned according to a standard selection definition during the standard selection state by selecting the first thread to be a primary thread and the second thread to be a secondary thread during the standard selection state. If a condition exists that requires overriding the standard selection definition, an override state is executed during which the standard selection definition is overridden by selecting the second thread to be the primary thread and the first thread to be the secondary thread. The override state is forced to be executed for an override period of time which equals the expected number of clock cycles plus a forced number of clock cycles. The forced number of clock cycles is granted to the first thread in response to the first thread again becoming the primary thread.
    • 在数据处理系统中公开了一种方法,装置和计算机程序产品,用于确保在每个时钟周期期间同时执行多个线程的同时多线程(SMT)微处理器中的处理公平性。 在持续预期数量的时钟周期的标准选择状态期间,将时钟周期优先级分配给第一线程和第二线程。 在标准选择状态期间,根据标准选择定义分配时钟周期优先级,通过在标准选择状态期间选择作为主线程的第一线程和第二线程作为次线程。 如果存在需要覆盖标准选择定义的条件,则执行超越状态,在该状态期间,通过选择第二个线程作为主线程,并将第一个线程作为次要线程来覆盖标准选择定义。 超时状态被强制执行超时时间等于预期的时钟周期数加上强制的时钟周期数。 响应于第一个线程再次成为主线程,强制的时钟周期数被授予第一个线程。