会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Method and device for reducing voltage stress at bootstrap point in electronic circuits
    • 用于降低电子电路自举点电压应力的方法和装置
    • US08248353B2
    • 2012-08-21
    • US11894752
    • 2007-08-20
    • Sheng-Chao LiuChen-Ming ChenMing-Tien Lin
    • Sheng-Chao LiuChen-Ming ChenMing-Tien Lin
    • G09G3/36
    • G11C19/28G09G3/3677G09G2310/0286G09G2330/04
    • A discharging device is used to reduce the voltage level at a bootstrap point in an electronic circuit such as a shift register circuit. In such a circuit, a first transistor in a conducting state receives an input pulse and conveys it to the gate terminal of a second transistor, causing the second transistor to be in a conducting state. This gate terminal is known as a bootstrap point. After receiving the input pulse, an output pulse is produced at one drain/source terminal of the second transistor. During the time period of the output pulse, the first transistor is in a non-conducting state and the voltage level at the bootstrap point is high, imposing a stress upon the first transistor. A discharging circuit consisting of at least one transistor is coupled to the bootstrap point in order to reduce the voltage level at the output pulse period.
    • 放电装置用于降低诸如移位寄存器电路的电子电路中的自举点处的电压电平。 在这种电路中,导通状态的第一晶体管接收输入脉冲并将其传送到第二晶体管的栅极端子,使第二晶体管处于导通状态。 该门终端被称为引导点。 在接收到输入脉冲之后,在第二晶体管的一个漏极/源极端产生输出脉冲。 在输出脉冲的时间周期期间,第一晶体管处于非导通状态,并且自举点处的电压电平高,对第一晶体管施加应力。 由至少一个晶体管组成的放电电路耦合到自举点,以便降低输出脉冲周期的电压电平。
    • 5. 发明申请
    • DRIVING METHOD OF BISTABLE DISPLAY DEVICE
    • 双向显示装置的驱动方法
    • US20110279491A1
    • 2011-11-17
    • US13070597
    • 2011-03-24
    • Sheng-Chao LIUYao-Jen HsiehChing-Huan Lin
    • Sheng-Chao LIUYao-Jen HsiehChing-Huan Lin
    • G09G5/10
    • G09G3/344G09G2300/0842G09G2310/061G09G2320/0252
    • An exemplary driving method is adapted for a bistable display device including a pixel array. The pixel array includes a plurality of first pixels and a plurality of second pixels arranged in a predetermined manner. The driving method includes the following steps of: during a first time period, providing the first pixels with a first pixel voltage for black insertion and providing the second pixels with a second pixel voltage different from the first pixel voltage; during a second time period following the first time period, providing the first pixels with the second pixel voltage for white insertion and maintaining the second pixels provided with the second pixel voltage for white insertion; and during a third time period following the second time period, initiating the first pixels to display a gray scale image and providing the second pixels with the first pixel voltage for black insertion.
    • 示例性驱动方法适用于包括像素阵列的双稳态显示装置。 像素阵列包括以预定方式布置的多个第一像素和多个第二像素。 该驱动方法包括以下步骤:在第一时间段期间,为第一像素提供用于黑插入的第一像素电压,并为第二像素提供不同于第一像素电压的第二像素电压; 在第一时间段之后的第二时间段期间,为第一像素提供用于白插入的第二像素电压,并保持提供有第二像素电压的第二像素进行白插入; 并且在第二时间段之后的第三时间段期间,启动第一像素以显示灰度图像,并为第二像素提供用于黑色插入的第一像素电压。
    • 8. 发明申请
    • Single clock driven shift register and driving method for same
    • 单时钟驱动移位寄存器和驱动方法相同
    • US20060017685A1
    • 2006-01-26
    • US11144939
    • 2005-06-06
    • Jung-Chun TsengSheng-Chao LiuJian-Shen YuYih-Sheng Yu
    • Jung-Chun TsengSheng-Chao LiuJian-Shen YuYih-Sheng Yu
    • G09G3/36
    • G11C19/00G09G3/3674G09G3/3685G11C19/28
    • A single clock driven shift register comprising multiple stages is provided. The (M)th stage comprises a latch unit, a logic unit, and a non-overlap buffer. The latch unit latches an input signal from the (M−1)th stage according to a clock signal. The logic unit connecting to an output terminal of the latch unit deals with an output signal of the latch unit and the clock signal with an NAND logic calculation. The non-overlap buffer connecting to the output terminal of the logic unit comprises at least three inverters connected in a serial, and an output signal of the first inverter coupled to the output terminal of the logic unit is input to an latch unit of the (M+1)th stage. Meanwhile, an output signal of the non-overlap buffer of the (M−1)th stage is input to the non-overlap buffer or the logic unit to delay the output signal of the non-overlap buffer.
    • 提供包括多级的单个时钟驱动移位寄存器。 第(M)级包括锁存单元,逻辑单元和非重叠缓冲器。 锁存单元根据时钟信号锁存来自第(M-1)级的输入信号。 连接到锁存单元的输出端的逻辑单元用NAND逻辑计算处理锁存单元的输出信号和时钟信号。 连接到逻辑单元的输出端子的非重叠缓冲器包括串联连接的至少三个反相器,并且耦合到逻辑单元的输出端的第一反相器的输出信号被输入到 M + 1)级。 同时,将第(M-1)级的非重叠缓冲器的输出信号输入到非重叠缓冲器或逻辑单元,以延迟非重叠缓冲器的输出信号。
    • 9. 发明授权
    • Driving method of bistable display device
    • 双稳态显示装置的驱动方法
    • US08848001B2
    • 2014-09-30
    • US13070597
    • 2011-03-24
    • Sheng-Chao LiuYao-Jen HsiehChing-Huan Lin
    • Sheng-Chao LiuYao-Jen HsiehChing-Huan Lin
    • G09G5/10G09G3/34
    • G09G3/344G09G2300/0842G09G2310/061G09G2320/0252
    • An exemplary driving method is adapted for a bistable display device including a pixel array. The pixel array includes a plurality of first pixels and a plurality of second pixels arranged in a predetermined manner. The driving method includes the following steps of: during a first time period, providing the first pixels with a first pixel voltage for black insertion and providing the second pixels with a second pixel voltage different from the first pixel voltage; during a second time period following the first time period, providing the first pixels with the second pixel voltage for white insertion and maintaining the second pixels provided with the second pixel voltage for white insertion; and during a third time period following the second time period, initiating the first pixels to display a gray scale image and providing the second pixels with the first pixel voltage for black insertion.
    • 示例性驱动方法适用于包括像素阵列的双稳态显示装置。 像素阵列包括以预定方式布置的多个第一像素和多个第二像素。 该驱动方法包括以下步骤:在第一时间段期间,为第一像素提供用于黑插入的第一像素电压,并为第二像素提供不同于第一像素电压的第二像素电压; 在第一时间段之后的第二时间段期间,为第一像素提供用于白插入的第二像素电压,并保持提供有第二像素电压的第二像素进行白插入; 并且在第二时间段之后的第三时间段期间,启动第一像素以显示灰度图像,并为第二像素提供用于黑色插入的第一像素电压。
    • 10. 发明授权
    • Liquid crystal display
    • 液晶显示器
    • US08294651B2
    • 2012-10-23
    • US12508573
    • 2009-07-24
    • Ching-Huan LinHsiang-Lin LinShih-Chia HsuSheng-Chao LiuKuang-Hsiang Liu
    • Ching-Huan LinHsiang-Lin LinShih-Chia HsuSheng-Chao LiuKuang-Hsiang Liu
    • G09G3/36
    • G02F1/136286G09G3/3655G09G2300/0456G09G2320/0673
    • A liquid crystal display (LCD) is provided. The LCD includes a display panel and a voltage supply device (VSD). The display panel includes a plurality of scan lines, a plurality of data lines disposed substantially perpendicularly with the scan lines, and a plurality of pixels. The pixels are respectively electrically connected with the corresponding data line and the corresponding scan line, and are arranged in an array. Each of the pixels includes a common line and a compensation line, wherein the common line is located in the transparent area to receive a common voltage, and the compensation line is located in the reflection area to receive a stable voltage. The VSD is coupled to the compensation line of each of the pixels for continuously and correspondingly providing the stable voltage to the compensation line of each of the pixels.
    • 提供液晶显示器(LCD)。 LCD包括显示面板和电压供应装置(VSD)。 显示面板包括多条扫描线,与扫描线大致垂直设置的多条数据线以及多个像素。 像素分别与相应的数据线和对应的扫描线电连接,并且被排列成阵列。 每个像素包括公共线和补偿线,其中公共线位于透明区域中以接收公共电压,并且补偿线位于反射区域中以接收稳定的电压。 VSD耦合到每个像素的补偿线,用于连续地并相应地将稳定的电压提供给每个像素的补偿线。