专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08982259B2 Analog-to-digital converters and related image sensors 有权
标题翻译：模数转换器和相关图像传感器
公开(公告)号：US08982259B2
公开(公告)日：2015-03-17
申请号：US13348044
申请日：2012-01-11
申请人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Seung Hyun Lim , Jae Hong Kim
发明人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Seung Hyun Lim , Jae Hong Kim
IPC分类号： H04N5/335 , H03M1/16 , H03M3/00 , H04N5/378 , H03M1/50
CPC分类号： H03M1/164 , H03M1/50 , H03M3/424 , H03M3/456 , H03M3/458 , H04N5/378
摘要： An image sensor includes a pixel array including a plurality of pixels which are arranged in a matrix of a plurality of rows and columns and each of the plurality of pixels being configured to convert intensity of incident light into an electrical image signal; and an extended counting analog-to-digital converter configured to perform a first analog-to-digital conversion to provide a digital signal from an output signal of the pixel array, to obtain a residue using the output signal of the pixel array and the digital signal, and to perform a second analog-to-digital conversion using the residue.
摘要翻译：图像传感器包括：像素阵列，其包括以多个行和列的矩阵排列的多个像素，并且所述多个像素中的每一个被配置为将入射光的强度转换为电图像信号; 以及扩展计数模数转换器，其被配置为执行第一模数转换以从所述像素阵列的输出信号提供数字信号，以使用所述像素阵列的输出信号和所述数字信号，并且使用残留物进行第二模拟 - 数字转换。

2. 发明授权

US08638376B2 Image sensor for reducing kick-back noise and image pick-up device having the same 有权
标题翻译：用于减少反射噪声的图像传感器和具有该噪声的图像拾取装置
公开(公告)号：US08638376B2
公开(公告)日：2014-01-28
申请号：US12656008
申请日：2010-01-13
申请人： Min Ho Kwon , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Wun-Ki Jung
发明人： Min Ho Kwon , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Wun-Ki Jung
IPC分类号： H04N5/217 , H04N5/228 , H04N3/14
CPC分类号： H04N5/3658 , H04N5/378
摘要： An image sensor comprises a plurality of pixel units connected to a column line, a signal process circuit configured to process a signal output from the column line according to a switching operation, and a kick-back noise blocking circuit configured to reduce kick-back noise caused by the switching operation. Each of the pixel units includes a photoelectric conversion element. The kick-back noise blocking circuit is connected between the column line and the signal process circuit.
摘要翻译：图像传感器包括连接到列线的多个像素单元，信号处理电路，被配置为根据切换操作处理从列线输出的信号;以及反冲噪声阻断电路，被配置为减少反射噪声由开关操作引起。每个像素单元包括光电转换元件。反射噪声阻断电路连接在列线和信号处理电路之间。

3. 发明授权

US08248284B2 Analog-to-digital converters, and image sensors and image processing devices having the same 有权
标题翻译：模拟数字转换器，以及具有该转换器的图像传感器和图像处理装置
公开(公告)号：US08248284B2
公开(公告)日：2012-08-21
申请号：US12801062
申请日：2010-05-20
申请人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
发明人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
IPC分类号： H03M3/00
CPC分类号： H03M3/356 , H03M3/458
摘要： An analog-digital converter (ADC) includes a correlated double sampling (CDS) circuit configured to perform CDS on each of a reset signal and an image signal output from a pixel to generate a correlated double sampled reset signal and a correlated double sampled image signal, respectively. A delta sigma (ΔΣ) ADC, also included in the ADC, is configured to output a difference between a first digital code that is generated by performing ΔΣ analog-digital conversion on the correlated double sampled reset signal and a second digital code that is generated by performing ΔΣ analog-digital conversion on the correlated double sampled image signal.
摘要翻译：模拟数字转换器（ADC）包括相关双采样（CDS）电路，其被配置为在复位信号和从像素输出的图像信号中的每一个上执行CDS，以产生相关的双采样复位信号和相关的双采样图像信号，分别。还包括在ADC中的Δ西格玛（＆Dgr;＆Sgr）ADC被配置为输出通过执行＆Dgr＆amp; Sgr生成的第一数字代码之间的差异。对相关的双重采样复位信号进行模拟数字转换和通过执行＆Dgr＆amp; 对相关双采样图像信号进行模数转换。

4. 发明申请

US20120176523A1 SENSE AMPLIFIER INCLUDING NEGATIVE CAPACITANCE CIRCUIT AND APPARATUSES INCLUDING SAME 有权
标题翻译：包括负电容电路的感应放大器和包括它们的设备
公开(公告)号：US20120176523A1
公开(公告)日：2012-07-12
申请号：US13345949
申请日：2012-01-09
申请人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Won Ho Choi , Jae Hong Kim
发明人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Won Ho Choi , Jae Hong Kim
IPC分类号： H04N5/335 , H04N3/14 , H01L27/146 , G11C7/06 , H03F3/45
CPC分类号： H04N5/378 , H04N5/3745
摘要： A sense amplifier having a negative capacitance circuit receives differential input signals via a pair of data lines, and senses and amplifies a voltage difference between differential output signals corresponding to the differential input signals as loaded by the negative capacitance circuit using a differential-to-single-ended amplifier to generate a corresponding data output signal.
摘要翻译：具有负电容电路的读出放大器经由一对数据线接收差分输入信号，并且使用差分到单个的方式感测并放大与由负电容电路加载的差分输入信号相对应的差分输出信号之间的电压差用来产生相应的数据输出信号。

5. 发明授权

US08659339B2 Offset canceling circuit, sampling circuit and image sensor 有权
标题翻译：偏移消除电路，采样电路和图像传感器
公开(公告)号：US08659339B2
公开(公告)日：2014-02-25
申请号：US13272723
申请日：2011-10-13
申请人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
发明人： Wun-Ki Jung , Kwi-Sung Yoo , Min-Ho Kwon , Jae-Hong Kim , Seung-Hyun Lim , Yu-Jin Park
IPC分类号： H03L5/00
CPC分类号： H04N5/363 , H04N5/3575 , H04N5/378
摘要： An offset canceling circuit stores charge corresponding to a voltage difference between a reset voltage received from a unit pixel and a reference voltage, thereby canceling an offset of the unit pixel.
摘要翻译：偏移消除电路存储对应于从单位像素接收的复位电压与参考电压之间的电压差的电荷，从而消除单位像素的偏移。

6. 发明授权

US08638383B2 Correlated double sampling circuit and image sensor including the same 有权
标题翻译：相关的双采样电路和图像传感器包括相同的
公开(公告)号：US08638383B2
公开(公告)日：2014-01-28
申请号：US13171958
申请日：2011-06-29
申请人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
发明人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
IPC分类号： H04N3/14 , H04N5/335
CPC分类号： H03M3/342 , H04N5/378
摘要： A correlated double sampling circuit includes a delta-sigma modulator, a selection circuit, and an accumulation circuit. The delta-sigma modulator is configured to receive an input signal, delta-sigma modulate the input signal, and output a modulation signal. The selection circuit is configured to invert the modulation signal and selectively output one of the modulation signal and an inverted modulation signal in response to a selection signal corresponding to an operation phase. The accumulation circuit is configured to generate a first accumulation result by performing an accumulation process on one of the modulation signal and the inverted modulation signal in a first operation phase, and generate a second accumulation result by performing the accumulation process on the first accumulation result and the other one of the modulation signal and the inverted modulation signal in a second operation phase.
摘要翻译：相关双采样电路包括Δ-Σ调制器，选择电路和累积电路。 Δ-Σ调制器被配置为接收输入信号，Δ-Σ调制输入信号，并输出调制信号。选择电路被配置为响应于对应于操作阶段的选择信号，反转调制信号并选择性地输出调制信号和反相调制信号中的一个。累积电路被配置为通过在第一操作阶段中对调制信号和反相调制信号之一执行累加处理来产生第一累加结果，并且通过对第一累积结果执行累积处理来生成第二累加结果，以及在第二操作阶段中的另一个调制信号和反相调制信号。

7. 发明授权

US08605176B2 Analog-to-digital converter for controlling gain by changing a system parameter, image sensor including the analog-to-digital converter and method of operating the analog-to-digital converter 有权
标题翻译：用于通过改变系统参数来控制增益的模数转换器，包括模数转换器的图像传感器和操作模数转换器的方法
公开(公告)号：US08605176B2
公开(公告)日：2013-12-10
申请号：US12879684
申请日：2010-09-10
申请人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
发明人： Wun-Ki Jung , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Min Ho Kwon
IPC分类号： H04N3/14
CPC分类号： H04N5/378 , H03M3/48
摘要： Example embodiments are directed to an analog-to-digital converter (ADC) that controls a gain by changing a system parameter, an image sensor including the ADC and a method of operating the ADC. The ADC includes a sigma-delta modulator which receives an input signal and a clock signal and sigma-delta modulates the input signal into a digital output signal based on the clock signal and an accumulation unit which accumulates the digital output signal at each cycle of the clock signal according to an analog-to-digital conversion time and outputs an accumulation result. A system parameter is varied during the analog-to-digital conversion time to control a gain of the ADC. The method of operating the analog-to-digital converter includes sigma-delta modulating an input signal into a digital output signal in response to a clock signal input to the ADC; and accumulating the digital output signal at each cycle of the input clock signal according to an analog-to-digital conversion time and outputting an accumulation result.
摘要翻译：示例性实施例涉及通过改变系统参数来控制增益的模数转换器（ADC），包括ADC的图像传感器和操作ADC的方法。 ADC包括Σ-Δ调制器，其接收输入信号和时钟信号，并且Σ-Δ基于时钟信号将输入信号调制成数字输出信号;以及累积单元，其在每个周期的每个周期累积数字输出信号时钟信号，并输出累积结果。在模数转换时间期间，系统参数会发生变化，以控制ADC的增益。操作模数转换器的方法包括响应于输入到ADC的时钟信号而将输入信号Σ-Δ调制成数字输出信号; 并且根据模数转换时间在输入时钟信号的每个周期累加数字输出信号，并输出累加结果。

8. 发明授权

US08416311B2 Digital filter, analog-to-digital converter, and applications thereof 有权
标题翻译：数字滤波器，模拟 - 数字转换器及其应用
公开(公告)号：US08416311B2
公开(公告)日：2013-04-09
申请号：US12656964
申请日：2010-02-22
申请人： Kwi Sung Yoo , Seog Heon Ham , Dong Hun Lee , Min Ho Kwon , Wun-Ki Jung
发明人： Kwi Sung Yoo , Seog Heon Ham , Dong Hun Lee , Min Ho Kwon , Wun-Ki Jung
IPC分类号： H04N5/228 , H04N3/14 , H03M3/00 , H03M1/12
CPC分类号： H04N5/378 , H03M3/43 , H03M3/462
摘要： In one embodiment, the ADC includes a modulator configured to generate a symbol sequence, an operand generator configured to generate operands, and a selector configured to selectively output at least one of (1) a reference value and (2) at least one of the operands based on the symbol sequence. The ADC further includes an accumulator configured to accumulate output from the selector.
摘要翻译：在一个实施例中，ADC包括被配置为生成符号序列的调制器，被配置为产生操作数的操作数发生器，以及被配置为选择性地输出（1）参考值和（2）至少一个基于符号序列的操作数。 ADC还包括被配置为累积来自选择器的输出的累加器。

9. 发明申请

US20100177220A1 Image sensor for reducing kick-back noise and image pick-up device having the same 有权
标题翻译：用于减少反射噪声的图像传感器和具有该噪声的图像拾取装置
公开(公告)号：US20100177220A1
公开(公告)日：2010-07-15
申请号：US12656008
申请日：2010-01-13
申请人： Min Ho Kwon , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Wun-Ki Jung
发明人： Min Ho Kwon , Seog Heon Ham , Dong Hun Lee , Kwi Sung Yoo , Wun-Ki Jung
IPC分类号： H04N5/217
CPC分类号： H04N5/3658 , H04N5/378
摘要： An image sensor comprises a plurality of pixel units connected to a column line, a signal process circuit configured to process a signal output from the column line according to a switching operation, and a kick-back noise blocking circuit configured to reduce kick-back noise caused by the switching operation. Each of the pixel units includes a photoelectric conversion element. The kick-back noise blocking circuit is connected between the column line and the signal process circuit.
摘要翻译：图像传感器包括连接到列线的多个像素单元，信号处理电路，被配置为根据切换操作处理从列线输出的信号;以及反冲噪声阻断电路，被配置为减少反射噪声由开关操作引起。每个像素单元包括光电转换元件。反射噪声阻断电路连接在列线和信号处理电路之间。

10. 发明授权

US08872938B2 Sense amplifier including negative capacitance circuit and apparatuses including same 有权
标题翻译：包括负电容电路的感应放大器及包括其的装置
公开(公告)号：US08872938B2
公开(公告)日：2014-10-28
申请号：US13345949
申请日：2012-01-09
申请人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Won Ho Choi , Jae Hong Kim
发明人： Kwi Sung Yoo , Min Ho Kwon , Wun-Ki Jung , Jin Ho Seo , Dong Hun Lee , Won Ho Choi , Jae Hong Kim
IPC分类号： H04N9/64 , H04N5/378 , H04N5/3745 , H04N3/14
CPC分类号： H04N5/378 , H04N5/3745
摘要： A sense amplifier having a negative capacitance circuit receives differential input signals via a pair of data lines, and senses and amplifies a voltage difference between differential output signals corresponding to the differential input signals as loaded by the negative capacitance circuit using a differential-to-single-ended amplifier to generate a corresponding data output signal.
摘要翻译：具有负电容电路的读出放大器经由一对数据线接收差分输入信号，并且使用差分到单个的方式感测并放大与由负电容电路加载的差分输入信号相对应的差分输出信号之间的电压差用来产生相应的数据输出信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式