会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Embedded programmable logic for logic stacking on application processor
    • 嵌入式可编程逻辑,用于应用处理器上的逻辑堆叠
    • US08954622B1
    • 2015-02-10
    • US13351763
    • 2012-01-17
    • Yongjiang Wang
    • Yongjiang Wang
    • G06F3/00G06F13/12G06F13/38
    • G06F13/385Y02D10/14Y02D10/151
    • A system includes a programmable interface module located on an integrated circuit (IC), the programmable interface module configured to be programmed to operate in a plurality of modes, and communicate with at least one device external to the IC based on a selected one of the plurality of modes. Each of the plurality of modes corresponds to at least one of a type of peripheral feature, a type of communication interface, and a protocol type. An interface configuration module is configured to receive an indication of the selected one of the plurality of modes and program the programmable interface module to operate in the selected one of the plurality of modes in response to the indication.
    • 系统包括位于集成电路(IC)上的可编程接口模块,所述可编程接口模块被配置为被编程为以多种模式操作,并且基于所选择的一个中的所选择的一个与所述IC外部的至少一个设备进行通信 多种模式。 多个模式中的每一个对应于外围特​​征,通信接口的类型和协议类型中的至少一种。 接口配置模块被配置为接收所述多个模式中所选择的一个模式的指示,并且响应于所述指示来编程所述可编程接口模块以所选择的多个模式中的一个模式进行操作。
    • 5. 发明授权
    • Digital power on reset
    • 数字电源复位
    • US08810289B1
    • 2014-08-19
    • US13490731
    • 2012-06-07
    • Yongjiang Wang
    • Yongjiang Wang
    • H03L7/00
    • H03K17/223G06F1/24
    • Apparatuses, circuits, methods, and other embodiments associated with digital power on reset are described. In one embodiment, an apparatus includes a digital electronic component configured to produce a clock signal. A first counter is configured to output a first count signal based on the clock signal and a second counter is configured to output a second count signal based on the clock signal. A power on reset logic is configured to provide a power on reset signal based on the first count signal and the second count signal, where the power on reset logic is configured to disable the digital electronic component after providing the power on reset signal to prevent the digital electronic component from drawing power.
    • 描述与数字上电复位相关联的装置,电路,方法和其它实施例。 在一个实施例中,一种装置包括被配置为产生时钟信号的数字电子部件。 第一计数器被配置为基于时钟信号输出第一计数信号,并且第二计数器被配置为基于时钟信号输出第二计数信号。 上电复位逻辑被配置为基于第一计数信号和第二计数信号提供上电复位信号,其中上电复位逻辑被配置为在提供上电复位信号之后禁用数字电子部件,以防止 数字电子元件从绘图力。
    • 7. 发明授权
    • Digital power on reset
    • 数字电源复位
    • US08198925B1
    • 2012-06-12
    • US12627452
    • 2009-11-30
    • Yongjiang Wang
    • Yongjiang Wang
    • H03L7/00
    • H03K17/223G06F1/24
    • Apparatuses, circuits, methods, and other embodiments associated with digital power on reset are described. In one embodiment, an apparatus is implemented with a digital electronic component that produces a clock signal. The apparatus also includes a first counter that outputs a first count signal based on the clock signal and a second counter that outputs a second count signal based on the clock signal. The apparatus also includes a power on reset logic that selectively provides a power on reset signal based on the first count signal and the second count signal. The power on reset logic can also selectively disable the apparatus upon providing the power on reset signal.
    • 描述与数字上电复位相关联的装置,电路,方法和其它实施例。 在一个实施例中,使用产生时钟信号的数字电子部件来实现装置。 该装置还包括基于时钟信号输出第一计数信号的第一计数器和基于时钟信号输出第二计数信号的第二计数器。 该装置还包括上电复位逻辑,其基于第一计数信号和第二计数信号选择性地提供上电复位信号。 上电复位逻辑还可以在提供上电复位信号时选择性地禁用该设备。