会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Method for Controlling Access to File Systems, Related System, Sim Card and Computer Program Product for Use therein
    • 控制对文件系统,相关系统,SIM卡和计算机程序产品的访问的方法
    • US20100037047A1
    • 2010-02-11
    • US12083838
    • 2005-10-18
    • Antonio VarrialeAlberto BiancoMaura Turolla
    • Antonio VarrialeAlberto BiancoMaura Turolla
    • H04L9/00G06F17/30
    • G06F21/6209
    • Users of mobile terminals in a communication network are provided controlled access to files in a file system through the steps of configuring the files as a file body containing a file content and a file header containing content profile information; providing a security identity module and a secure agent; storing in the security identity module user profile information identifying a set of content profiles allowed for access to the file system; extracting, via the secure agent, the content profile information from the headers of the files; retrieving, via the secure agent, the user profile information stored in the security identity module; checking the user profile information and the content profile information; and providing the user with access to those files in the file system for which the user profile information and the content profile information are found to match.
    • 通过将文件配置为包含文件内容的文件体和包含内容简档信息的文件头的步骤,提供通信网络中的移动终端的用户对文件系统中的文件的受控访问; 提供安全身份模块和安全代理; 在所述安全身份模块中存储用于识别允许访问所述文件系统的一组内容简档的用户简档信息; 通过所述安全代理从所述文件的头部提取所述内容简档信息; 通过安全代理检索存储在安全身份模块中的用户简档信息; 检查用户简档信息和内容简档信息; 并且向用户提供对发现用户简档信息和内容简档信息匹配的文件系统中的那些文件的访问。
    • 9. 发明申请
    • Method for direct memory access, related architecture and computer program product
    • 直接内存访问方法,相关架构和计算机程序产品
    • US20060026307A1
    • 2006-02-02
    • US10535476
    • 2002-12-06
    • Andrea BragagniniAntonio Varriale
    • Andrea BragagniniAntonio Varriale
    • G06F13/28
    • G06F13/28
    • A method of exchanging data within a direct memory access (DMA) arrangement including a plurality of IP blocks (A, B, C) includes the step of associating with the IP blocks (A, B, C) respective DMA modules (IDMA A. IDMA B, IDMA C) each DMA module including an input buffer (11A, 11B, 11C) and an output buffer modules (IDMA A, IDMA B, IDMA C) are coupled over a data transfer facility (BUS) in a chain arrangement wherein each DMA module has at least one of its output buffer (12A, 12B) coupled to the input buffer (11B, 11C) of another DMA module downstream in the chain and its input buffer (11B, 11C) coupled to the output buffer (12A, 12B) of another DMA module upstream in the chain. The DMA modules interact with the respective IP blocks (A, B, C) by writing data from the input buffer (11A, 11B, 11C) of the IDMA module into the respective IP block (A, B, C) and raiding data from the respective IP block (A, B, C) into the output buffer (12A, 12B, 12C) of the DMA module. The input (11A, 11B, 11C) and output (12A, 12B, 12C) buffers in the various DMA module are operated in such a way that; writing of data from the input buffer (11A, 11B, 11C) of the DMA module into the respective IP block (A, B, C) is started when the input buffer (11A, 11B, 11C) is at least party filled with data; when said reading of data from the respective IP block (A, B, C) into the output buffer of the DMA module is completed, the data in the output buffer are transferred to the input buffer (11B, 11C) of the DMA module downstream in the chain or, in the case of last DMA module in the chain are provided as output data.
    • 在包括多个IP块(A,B,C)的直接存储器访问(DMA)布置中交换数据的方法包括与IP块(A,B,C)相关联的DMA模块(IDMA A)的步骤 IDMA B,IDMA C)包括输入缓冲器(11A,11B,11C)和输出缓冲器模块(IDMA A,IDMA B,IDMA C)的每个DMA模块通过数据传输设备(BUS)耦合在 链路布置,其中每个DMA模块具有耦合到链中下游的另一个DMA模块的输入缓冲器(11B,11C)的其输出缓冲器(12A,12B)中的至少一个及其输入缓冲器(11B,11B) C)耦合到链中上游的另一DMA模块的输出缓冲器(12A,12B)。 DMA模块通过将IDMA模块的输入缓冲器(11A,11B,11C)中的数据写入相应的IP块(A,B,C)和相应的IP块(A,B,C)和 将数据从相应的IP块(A,B,C)中捕获到DMA模块的输出缓冲器(12A,12B,12C)中。 各种DMA模块中的输入(11A,11B,11C)和输出(12A,12B,12C)缓冲器以这样的方式操作: 当输入缓冲器(11A,11B,11C)为...时,将数据从DMA模块的输入缓冲器(11A,11B,11C)写入相应的IP块(A,B,C) 至少填写数据的派对; 当从各个IP块(A,B,C)到DMA模块的输出缓冲器的数据读取完成时,输出缓冲器中的数据被传送到DMA的输入缓冲器(11B,11C) 在链路中下游的模块,或者在链中的最后一个DMA模块的情况下提供输出数据。