会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • In-cell touch-sensitive panel
    • 单元内触摸屏
    • US08487890B2
    • 2013-07-16
    • US12705232
    • 2010-02-12
    • Yi Chung JuanChia Hua YuSung Chun LinHsu Ho Wu
    • Yi Chung JuanChia Hua YuSung Chun LinHsu Ho Wu
    • G06F3/041
    • G06F3/0412G06F3/045
    • An in-cell touch-sensitive panel includes TFT and CF substrates. The TFT substrate includes a net-shaped readout circuit and conductive pads arranged in array manner. The net-shaped readout circuit includes widthwise and lengthwise readout lines. The widthwise readout lines are electrically connected to the lengthwise readout lines. The conductive pads are electrically connected to the net-shaped readout circuit. Spacers are adapted to keep a first gap between the TFT and CF substrates. Protrudent portions are arranged to be corresponding to the conductive pads, and there is a second gap between the protrudent portion and the conductive pad. A transparent electrode covers the spacers and the protrudent portion.
    • 单元内触摸屏包括TFT和CF基板。 TFT基板包括网状读​​出电路和以阵列方式布置的导电焊盘。 网状读出电路包括宽度方向和长度方向的读出线。 横向读出线电连接到纵向读出线。 导电焊盘电连接到网状读出电路。 隔板适于保持TFT和CF基板之间的第一间隙。 突出部分被布置成对应于导电焊盘,并且在突出部分和导电焊盘之间存在第二间隙。 透明电极覆盖间隔物和凸起部分。
    • 7. 发明授权
    • TFT array substrate, LCD panel and liquid crystal display
    • TFT阵列基板,LCD面板和液晶显示器
    • US08035765B2
    • 2011-10-11
    • US12771633
    • 2010-04-30
    • Jui Hsin TsaiChia Hua YuKun Chen Lee
    • Jui Hsin TsaiChia Hua YuKun Chen Lee
    • G02F1/1343
    • G02F1/136286G02F1/136213G02F2001/134345
    • A TFT array substrate includes gate lines, data lines, and first and second common lines. The gate lines are disposed on a transparent substrate. The first gate lines to the N+1-th gate lines are arranged in order, and N is a positive number. The data lines cross the gate lines. There is no pixel region defined by the N-th and N+1-th gate lines and adjacent two of the data lines, when N is an even number. There are two pixel regions being left and right pixel region defined by the N-th and N+1-th gate lines and adjacent two of the data lines, when N is an odd number. The first common lines are parallel to the gate lines. The second common lines are parallel to the data lines and electrically connected to the first common lines, wherein each second common line is disposed between the left and right pixel regions.
    • TFT阵列基板包括栅极线,数据线以及第一和第二公共线。 栅极线设置在透明基板上。 到第N + 1栅极线的第一栅极线依次排列,N是正数。 数据线穿过栅极线。 当N是偶数时,不存在由第N和第N + 1个栅极线和相邻的两条数据线限定的像素区域。 当N是奇数时,存在由第N和第N + 1个栅极线和相邻的两条数据线限定的左右像素区域的两个像素区域。 第一条公共线与栅极线平行。 第二公共线与数据线平行并且电连接到第一公共线,其中每个第二公共线设置在左和右像素区之间。
    • 10. 发明授权
    • Integrated gate driver circuit and driving method therefor
    • 集成栅极驱动电路及其驱动方法
    • US08305329B2
    • 2012-11-06
    • US12560771
    • 2009-09-16
    • Yan Jou ChenYung Hsin LuChia Hua YuSung Chun Lin
    • Yan Jou ChenYung Hsin LuChia Hua YuSung Chun Lin
    • G09G3/36
    • G09G3/3677
    • An integrated gate driver circuit receives a plurality of clocks and includes a plurality of driving units cascaded in series. Each driving unit is for driving a load and includes an input terminal, an output terminal, a first switch and a second switch. The first switch has a first terminal coupled to the input terminal, a second terminal coupled to a first node, and a control terminal receiving a first clock, and the first switch is turned on when the first clock is at high level. The second switch has a first terminal receiving a second clock, a second terminal coupled to the output terminal, and a control terminal coupled to the first node, wherein the second clock charges and discharges the load through the second switch when the first node is at high level; wherein the output terminal of each driving unit is coupled to the input terminal of the immediately succeeding driving unit.
    • 集成栅极驱动器电路接收多个时钟并且包括串联级联的多个驱动单元。 每个驱动单元用于驱动负载,并且包括输入端子,输出端子,第一开关和第二开关。 第一开关具有耦合到输入端的第一端子,耦合到第一节点的第二端子和接收第一时钟的控制端子,并且当第一时钟处于高电平时第一开关导通。 第二开关具有接收第二时钟的第一端子,耦合到输出端子的第二端子和耦合到第一节点的控制端子,其中当第一节点处于第二节点时,第二时钟通过第二开关对负载进行充电和放电 高水平; 其中每个驱动单元的输出端耦合到紧随其后的驱动单元的输入端。