专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08441340B2 Tag communication devices 有权
标题翻译：标记通信设备
公开(公告)号：US08441340B2
公开(公告)日：2013-05-14
申请号：US13047400
申请日：2011-03-14
申请人： Franz Amtmann , Thomas Wille , Hauke Meyn , Mathias Wagner
发明人： Franz Amtmann , Thomas Wille , Hauke Meyn , Mathias Wagner
IPC分类号： H04Q5/22
CPC分类号： G06K7/0008
摘要： A contactless tag reader device comprises upper and lower electrodes which together define a tag location zone between them in which multiple tags can be placed. The lower electrode and the upper electrode are offset from each other such that they substantially do not overlap. This structure is used to sandwich tags vertically between two horizontally (laterally) offset reader electrodes. This enables power coupling and data transfer using capacitive coupling.
摘要翻译：非接触式标签读取器装置包括上部和下部电极，它们一起在它们之间限定可放置多个标签的标签位置区域。下电极和上电极彼此偏移，使得它们基本上不重叠。这种结构用于在两个水平（横向）偏移读取器电极之间垂直夹置标签。这使得能够使用电容耦合进行功率耦合和数据传输。

2. 发明授权

US08899486B2 Data carrier with a chip and a plurality of sensors 有权
标题翻译：具有芯片和多个传感器的数据载体
公开(公告)号：US08899486B2
公开(公告)日：2014-12-02
申请号：US11721433
申请日：2005-12-06
申请人： Manfred Paeschke , Kim Nguyen , Oliver Muth , Michael Knebel , Mathias Wagner , Thomas Wille
发明人： Manfred Paeschke , Kim Nguyen , Oliver Muth , Michael Knebel , Mathias Wagner , Thomas Wille
IPC分类号： G06K19/07 , G06K19/073 , G06K19/077 , G06K7/10 , H01L31/0232 , G06K19/14 , H01L31/0216
CPC分类号： G06K19/07749 , G06K7/1097 , G06K19/0716 , G06K19/0723 , G06K19/0728 , G06K19/073 , G06K19/07345 , G06K19/077 , G06K19/145 , H01L31/02162 , H01L31/02322
摘要： The invention relates to a data carrier (100) with a chip (10) which stores energy (13) as well as information for contact-bound or contactless inductive communication, and with a plurality of excitable chip sensors (11) integrated in the chip (10), which, after excitation (12), pass on a signal (18) to a CPU (19) of the chip (10), in which the signal (18) is processed. The invention is characterized in that, independently of storing energy (13) as well as information by the chip (10), the excitation (12) is specifically adjustable by the chip (10) for the purpose of additionally storing information and is adaptable to the requirements of processing the signal (18) in the CPU (19).
摘要翻译：本发明涉及一种具有芯片（10）的数据载体（100），其存储能量（13）以及用于接触界限或非接触感应通信的信息，以及集成在芯片中的多个可激励的芯片传感器（11）（10），其在激励（12）之后将信号（18）传递到其中对信号（18）进行处理的芯片（10）的CPU（19）。本发明的特征在于，独立于存储能量（13）以及芯片（10）的信息，激励（12）可以由芯片（10）特别地调整，以便另外存储信息，并且适用于处理CPU（19）中的信号（18）的要求。

3. 发明授权

US08199912B2 Security storage of electronic keys within volatile memories 有权
标题翻译：电子钥匙在易失性存储器内的安全存储
公开(公告)号：US08199912B2
公开(公告)日：2012-06-12
申请号：US12296150
申请日：2007-02-15
申请人： Pim Tuyls , Maarten Vertregt , Hans De Jong , Frans List , Mathias Wagner , Frank Zachariasse , Arjan Mels
发明人： Pim Tuyls , Maarten Vertregt , Hans De Jong , Frans List , Mathias Wagner , Frank Zachariasse , Arjan Mels
IPC分类号： H04L9/00
CPC分类号： G06F21/556 , H04L9/0877
摘要： It is described a method for providing an electronic key within an integrated circuit (100) including both a volatile memory (102) and a non-volatile memory (104). The described comprises starting up the integrated circuit (100), reading the logical state of predetermined data storage cells (102a) assigned to the volatile memory (102), which data storage cells (102a) are characterized that with a plurality of start up procedures they respectively adopt the same logical state, and generating an electronic key by using the logical state of the predetermined data storage cells (102a). Preferably, the predetermined data storage cells (102a) are randomly distributed within the volatile memory (102). It is further described an integrated circuit (100) for providing an electronic key. The integrated circuit (100) comprises a volatile memory (102) comprising predetermined data storage cells (102a), which are characterized that with a plurality of start up procedures they respectively adopt the same logical state, and a non-volatile memory (104) having information stored upon regarding the predetermined data storage cells (102a). Thereby, the electronic key is defined by the corresponding logical states of the predetermined data storage cells (102a).
摘要翻译：描述了在包括易失性存储器（102）和非易失性存储器（104）的集成电路（100）内提供电子钥匙的方法。所描述的包括启动集成电路（100），读取分配给易失性存储器（102）的预定数据存储单元（102a）的逻辑状态，哪个数据存储单元（102a）的特征在于具有多个启动过程它们分别采用相同的逻辑状态，并且通过使用预定数据存储单元（1022）的逻辑状态来生成电子密钥。优选地，预定数据存储单元（102a）被随机分布在易失性存储器（102）内。进一步描述了用于提供电子钥匙的集成电路（100）。集成电路（100）包括包括预定数据存储单元（102）的易失性存储器（102），其特征在于，通过多个启动过程，它们分别采用相同的逻辑状态，以及非易失性存储器（104）具有关于预定数据存储单元（102a）存储的信息。由此，电子密钥由预定数据存储单元（102a）的相应逻辑状态定义。

4. 发明申请

US20110072222A1 METHOD FOR SECURE DATA READING AND DATA HANDLING SYSTEM 有权
标题翻译：数据读取和数据处理系统的方法
公开(公告)号：US20110072222A1
公开(公告)日：2011-03-24
申请号：US12992845
申请日：2009-04-29
申请人： Mathias Wagner , Ralf Malzahn
发明人： Mathias Wagner , Ralf Malzahn
IPC分类号： G06F12/00
CPC分类号： G06F21/556 , G06F21/79 , G06F2221/2103 , G06F2221/2123
摘要： A method for secure data reading and a data handling system is provided. The method protects the data reading from fault attacks by repeating read request in an interleaved manner, in particular the method comprises the steps of (M200) dispatching a first read request; (M400) dispatching a second read request; (M600) dispatching a further first read request; and (M1000-a) producing an anomaly signal if a first result produced by the memory in response to the first read request does not agree with a further first result produced by the memory in response to the further first read request.
摘要翻译：提供了一种用于安全数据读取的方法和数据处理系统。该方法通过以交错方式重复读请求来保护数据读取免受故障攻击，特别地，该方法包括步骤（M200）调度第一读请求; （M400）发送第二读请求; （M600）调度另一第一读请求; 如果存储器响应于第一读取请求而产生的第一结果与响应于另外的第一读取请求的存储器产生的另外的第一结果不一致，则产生异常信号（M1000-a）。

5. 发明授权

US07673151B2 Processor for encrypting and/or decrypting data and method of encrypting and/or decrypting data using such a processor 有权
标题翻译：用于加密和/或解密数据的处理器以及使用这种处理器加密和/或解密数据的方法
公开(公告)号：US07673151B2
公开(公告)日：2010-03-02
申请号：US10559917
申请日：2004-06-07
申请人： Thomas Rottschäfer , Mathias Wagner
发明人： Thomas Rottschäfer , Mathias Wagner
IPC分类号： G06F11/30 , G06F12/14 , H04K1/00 , H04L9/00
CPC分类号： H04L9/0631 , H04L9/002 , H04L2209/08 , H04L2209/12 , H04L2209/24
摘要： A control device is connected to at least one encryption/decryption device via at least one communication device. The control device is connected to a round key generator via at least one further communication device. The control device has at least one external key input, the at least one encryption/decryption device has at least one external data input and at least one external data output, and the at least one encryption/decryption device and the round key generator are decoupled from one another.
摘要翻译：控制装置经由至少一个通信装置连接至至少一个加密/解密装置。控制装置经由至少一个另外的通信装置连接到圆密钥发生器。所述控制装置具有至少一个外部键输入，所述至少一个加密/解密装置具有至少一个外部数据输入和至少一个外部数据输出，并且所述至少一个加密/解密装置和所述圆形密钥发生器被解耦从彼此。

6. 发明授权

US5291034A Non-linear quantum dot optical device 失效
标题翻译：非线性量子点光学器件
公开(公告)号：US5291034A
公开(公告)日：1994-03-01
申请号：US983906
申请日：1992-12-01
申请人： Jeremy Allam , Mathias Wagner
发明人： Jeremy Allam , Mathias Wagner
IPC分类号： G01M11/00 , G02F1/017 , G02F1/35 , G02F1/355 , G02F1/377 , G02F3/02 , H01L27/14
CPC分类号： B82Y20/00 , G02F1/3556 , G02F1/3534 , G02F1/377 , G02F2001/01733 , G02F2001/01791 , G02F2001/3548 , G02F3/02
摘要： A non-linear optical device utilizes laterally asymmetrical quantum dot structures (D1-D5) that are tunable in terms of their lateral asymmetry by bias potentials (V1, V2) applied to laterally extending electrode structures (13, 14).
摘要翻译：非线性光学器件利用横向不对称的量子点结构（D1-D5），它们通过施加到横向延伸的电极结构（13,14）上的偏置电位（V1，V2）在侧向不对称性方面是可调谐的。

7. 发明申请

US20120005466A1 DATA PROCESSING DEVICE AND METHOD FOR OPERATING SUCH DATA PROCESSING DEVICE 审中-公开
标题翻译：数据处理装置和操作这种数据处理装置的方法
公开(公告)号：US20120005466A1
公开(公告)日：2012-01-05
申请号：US11722349
申请日：2005-12-12
申请人： Mathias Wagner , Feuser Markus
发明人： Mathias Wagner , Feuser Markus
IPC分类号： H04L9/00 , G06F9/00
CPC分类号： H04L9/0625 , G06F21/755 , G06F21/77 , H04L9/003 , H04L2209/127
摘要： In order to provide a data processing device (100), in particular an embedded system, such as a smart card, comprising at least one integrated circuit (102) carrying out calculations, in particular cryptographic operations, as well as a method for operating such data processing device (100) wherein costs are minimised, the requirements on the complexity of the design are decreased, the power consumption is reduced and the performance of a cryptographic operation is enhanced, it is proposed to protect the integrated circuit (102) against cryptanalysis, in particular against differential power analysis, by hiding the power consumption profiles of said calculations and by alternating between different power consumption profiles, in particular by introducing one or more counter signals (51; 61; 71, 81), for example one or more signals of at least roughly opposite amplitude relative to an average amplitude, wherein the sum of the respective amplitude of the one or more original or true signals (50; 60; 70, 80) may be at least roughly balanced out by the sum of the respective amplitude of the one or more counter signals (51; 61; 71, 81) and/or wherein the number of original or true signals (50; 60; 70, 80) is not necessarily equal to the number of counter signals (51; 61; 71, 81), with for example two counter signals (51; 61; 71, 81) on average for every original or true signal (50; 60; 70, 80).
摘要翻译：为了提供数据处理设备（100），特别是包括执行计算的至少一个集成电路（102），特别是密码操作的嵌入式系统，例如智能卡，以及用于操作这样的方法数据处理装置（100），其中成本最小化，对设计的复杂性的要求降低，功耗降低，并且加密操作的性能得到增强，因此建议保护集成电路（102）免受密码分析，特别是针对差分功率分析，通过隐藏所述计算的功耗曲线并且通过在不同的功耗曲线之间交替，特别是通过引入一个或多个计数器信号（51; 61; 71,81），例如一个或多个相对于平均幅度至少大致相反幅度的信号，其中一个或多个原始或真实符号的相应振幅的和 als（50; 60; 可以通过一个或多个计数器信号（51; 61; 71,81）的相应振幅的和至少大致平衡和/或其中原始或真实信号的数量（50; 60; 对于每个原始或真实信号（50; 70），平均值不一定等于计数器信号（51; 61; 71,81）的数量，例如两个计数器信号（51; 61; 71,81） 60; 70,80）。

8. 发明申请

US20110138182A1 Method for Generating a Cipher-based Message Authentication Code 有权
标题翻译：生成基于密码的消息认证码的方法
公开(公告)号：US20110138182A1
公开(公告)日：2011-06-09
申请号：US13059262
申请日：2009-08-12
申请人： Bruce Murray , Mathias Wagner
发明人： Bruce Murray , Mathias Wagner
IPC分类号： H04L9/32
CPC分类号： H04L9/0643 , H04L9/0631 , H04L2209/12 , H04L2209/24
摘要： In a method for generating a cipher-based message authentication code, a state array (25) comprised of rows (31-34) of bytes (S′0-S′15) and columns (41-44) of bytes (S′0-S′15) based on a message to be transmitted is generated. The cipher-based message authentication code is generated by retaining the bytes (29, 30) of at least one row (32, 34) of the state array (25).
摘要翻译：在用于生成基于密码的消息认证码的方法中，由字节（S'0-S'15）的行（31-34）和字节（S'）的列（41-44）组成的状态数组（25） 0-S'15）基于要发送的消息被生成。通过保留状态数组（25）的至少一行（32,34）的字节（29,30）来产生基于密码的消息认证码。

9. 发明申请

US20090164699A1 SECURITY STORAGE OF ELECTRONIC KEYS WITHIIN VOLATILE MEMORIES 有权
标题翻译：电子钥匙易损件的安全存储
公开(公告)号：US20090164699A1
公开(公告)日：2009-06-25
申请号：US12296150
申请日：2007-02-15
申请人： Pim Tuyls , Maarten Vertregt , Hans De Jong , Frans List , Mathias Wagner , Frank Zachariasse , Arjan Mels
发明人： Pim Tuyls , Maarten Vertregt , Hans De Jong , Frans List , Mathias Wagner , Frank Zachariasse , Arjan Mels
IPC分类号： G06F12/00
CPC分类号： G06F21/556 , H04L9/0877
摘要： It is described a method for providing an electronic key within an integrated circuit (100) including both a volatile memory (102) and a non-volatile memory (104). The described comprises starting up the integrated circuit (100), reading the logical state of predetermined data storage cells (102a) assigned to the volatile memory (102), which data storage cells (102a) are characterized that with a plurality of start up procedures they respectively adopt the same logical state, and generating an electronic key by using the logical state of the predetermined data storage cells (102a). Preferably, the predetermined data storage cells (102a) are randomly distributed within the volatile memory (102). It is further described an integrated circuit (100) for providing an electronic key. The integrated circuit (100) comprises a volatile memory (102) comprising predetermined data storage cells (102a), which are characterized that with a plurality of start up procedures they respectively adopt the same logical state, and a non-volatile memory (104) having information stored upon regarding the predetermined data storage cells (102a). Thereby, the electronic key is defined by the corresponding logical states of the predetermined data storage cells (102a).
摘要翻译：描述了在包括易失性存储器（102）和非易失性存储器（104）的集成电路（100）内提供电子钥匙的方法。所描述的包括启动集成电路（100），读取分配给易失性存储器（102）的预定数据存储单元（102a）的逻辑状态，哪个数据存储单元（102a）的特征在于具有多个启动过程它们分别采用相同的逻辑状态，并且通过使用预定数据存储单元（1022）的逻辑状态来生成电子密钥。优选地，预定数据存储单元（102a）被随机分布在易失性存储器（102）内。进一步描述了用于提供电子钥匙的集成电路（100）。集成电路（100）包括包括预定数据存储单元（102）的易失性存储器（102），其特征在于，通过多个启动过程，它们分别采用相同的逻辑状态，以及非易失性存储器（104）具有关于预定数据存储单元（102a）存储的信息。由此，电子密钥由预定数据存储单元（102a）的相应逻辑状态定义。

10. 发明申请

US20060159258A1 Processor for encrypting and/or decrypting data and method of encrypting and/or decrypting data using such a processor 有权
公开(公告)号：US20060159258A1
公开(公告)日：2006-07-20
申请号：US10559917
申请日：2004-06-07
申请人： Thomas Rottschafer , Mathias Wagner
发明人： Thomas Rottschafer , Mathias Wagner
IPC分类号： H04L9/06
CPC分类号： H04L9/0631 , H04L9/002 , H04L2209/08 , H04L2209/12 , H04L2209/24
摘要： In order to provide a processor for encrypting and/or decrypting data and a method of encrypting and/or decrypting data using such a processor, which are characterized by a lower storage requirement and greater safety against attacks on the rounding key generation than previously known and which are preferably embodied as, respectively, an AES coprocessor and a method of AES calculation, it is provided that a control device (12) is connected to at least one encryption/decryption means (14) via at least one communication means (16), the control device (12) is connected to at least one rounding key generation means (18) via at least one further communication means (20), the control device (12) has at least one external key input (22), the at least one encryption/decryption means (14) has at least one external data input (24) and at least one external data output (26), and the at least one encryption/decryption means (14) and the at least one rounding key generation means (18) are decoupled from one another. The method according to the invention provides that at least one initial key is read into a control device, external data are read into at least one encryption/decryption means, at least one data word needed to calculate at least one rounding key is read from at least one storage means of the control device and transferred to at least one rounding key generation means, at least one rounding key is calculated recursively on the basis of the at least one data word by means of the at least one rounding key generation means, transferred to the control device and stored in the at least one storage means, the at least one rounding key is transferred to the at least one encryption/decryption means, the external data are encrypted or decrypted by means of the at least one encryption/decryption means using the at least one rounding key and the encrypted or decrypted data are made available at least one external data output, and these steps are repeated as often as necessary to encrypt or decrypt a set of external data.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式