专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07774374B1 Switching systems and methods using wildcard searching 有权
标题翻译：使用通配符搜索切换系统和方法
公开(公告)号：US07774374B1
公开(公告)日：2010-08-10
申请号：US11617716
申请日：2006-12-28
申请人： Govind Kizhepat , Min H. Teng , Kenneth Y. Y. Choy
发明人： Govind Kizhepat , Min H. Teng , Kenneth Y. Y. Choy
IPC分类号： G06F7/00
CPC分类号： H04L49/254 , H04L49/101 , H04L49/109
摘要： In some embodiments, a hardware linked-list manager includes a wildcard search controller for generating corresponding queue-specific read requests from wildcard read requests. The linked-list manager may be part of an on-chip interagent switch for allowing a plurality of agents to communicate with each other. The interagent switch may include a crossbar switch and a plurality of hardware linked-list managers integrated on the chip, connected to a random access memory, and connected to the crossbar switch such that the crossbar switch is capable of connecting each of the linked-list managers to each of the agents. Each linked-list manager sends agent-generated data to the memory for storage in the memory as a linked-list element, and retrieves linked-list elements from memory in response to agent read requests. A shared free-memory linked-list manager may maintain a linked list of free memory locations, and provide free memory address locations to a linked list manager upon request.
摘要翻译：在一些实施例中，硬件链表管理器包括通配符搜索控制器，用于从通配符读请求生成相应的队列特定读请求。链表管理器可以是用于允许多个代理相互通信的片上代理交换机的一部分。间隔开关可以包括交叉开关和集成在芯片上的多个硬件链接列表管理器，连接到随机存取存储器，并且连接到交叉开关，使得交叉开关能够连接每个链表经理到每个代理商。每个链表管理器将代理生成的数据发送到存储器，作为链接列表元素存储在存储器中，并响应于代理读取请求从存储器检索链表。共享的可用内存链接列表管理器可以维护可用存储器位置的链接列表，并且根据请求向链接列表管理器提供可用的存储器地址位置。

2. 发明授权

US08555260B1 Direct hardware processing of internal data structure fields 有权
公开(公告)号：US08555260B1
公开(公告)日：2013-10-08
申请号：US11949755
申请日：2007-12-03
申请人： Govind Kizhepat , Kenneth Y. Y. Choy , Suresh Kadiyala
发明人： Govind Kizhepat , Kenneth Y. Y. Choy , Suresh Kadiyala
IPC分类号： G06F9/45
CPC分类号： G06F9/345 , G06F9/30018 , G06F9/30043 , G06F9/30105 , G06F9/3012 , G06F9/3013 , G06F9/3016
摘要： In some embodiments, the execution of load and store instructions for internal fields of data structures is accelerated by using on-chip template registers and appropriate machine code instructions. A load/store machine code instruction comprises an identifier of a memory address offset of an internal field word relative to a base address of the data structure, an identifier of an intra-word start bit of the internal field, and an identifier of an intra-word length of the internal field. The three identifiers may coincide, for example if the three identifiers are represented by an identity of a template register storing a template entry including the memory address offset, the start position, and the field length. The three identifiers may also be provided as part of a machine code instruction itself. Further provided are compilers, compiler methods, and hardware systems for implementing accelerated internal-field load and store operations.

3. 发明授权

US07543250B1 On-chip packet-based interconnections using repeaters/routers 有权
标题翻译：使用中继器/路由器的片上基于分组的互连
公开(公告)号：US07543250B1
公开(公告)日：2009-06-02
申请号：US11283210
申请日：2005-11-18
申请人： Govind Kizhepat , Omar M. Kinaan
发明人： Govind Kizhepat , Omar M. Kinaan
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F17/5077 , G06F2217/66
摘要： In some embodiments, multiple functional blocks (agents) in a complex integrated circuit are connected to a physically-distant shared resource (e.g. a memory controller) through packet buses which do not depend on establishing clock-cycle sequenced handshakes. On-chip repeaters including one or more register stages are used to segment the agent-shared resource interconnects into multiple segments, each shorter than a single-clock-cycle pathlength. The interconnects of multiple closely-spaced agents can be routed to the shared resource through an on-chip router having a single routed connection to the shared resource, for reducing the floorplan space taken by interconnects. The packet-based communications protocols do not require redesigning the agents or memory controller to make protocol changes accounting for the clock cycles inserted by repeaters and/or routers. Each agent can include a port register for storing a corresponding port number of the shared resource, to facilitate the host-programmable assignment of agents to shared resource ports.
摘要翻译：在一些实施例中，复合集成电路中的多个功能块（代理）通过不依赖于建立时钟周期排序的握手的分组总线连接到物理上远的共享资源（例如，存储器控制器）。包括一个或多个寄存器级的片上转发器用于将代理共享的资源互连分割成多个段，每个段短于单个时钟周期的路径长度。多个紧密间隔的代理的互连可以通过具有到共享资源的单个路由连接的片上路由器路由到共享资源，以减少互连所占用的平面布局空间。基于分组的通信协议不需要重新设计代理或存储器控制器，以便对由中继器和/或路由器插入的时钟周期进行协议改变。每个代理可以包括用于存储共享资源的对应端口号的端口寄存器，以便于主机可编程地将代理分配给共享资源端口。

4. 发明授权

US07493481B1 Direct hardware processing of internal data structure fields 有权
标题翻译：直接硬件处理内部数据结构领域
公开(公告)号：US07493481B1
公开(公告)日：2009-02-17
申请号：US10848485
申请日：2004-05-17
申请人： Govind Kizhepat , Kenneth Y Choy , Suresh Kadiyala
发明人： Govind Kizhepat , Kenneth Y Choy , Suresh Kadiyala
IPC分类号： G06F9/00 , G06F7/00
CPC分类号： G06F9/345 , G06F9/30018 , G06F9/30043 , G06F9/30105 , G06F9/3012 , G06F9/3013 , G06F9/3016
摘要： In some embodiments, the execution of load and store instructions for internal fields of data structures is accelerated by using on-chip template registers and appropriate machine code instructions. A load/store machine code instruction comprises an identifier of a memory address offset of an internal field word relative to a base address of the data structure, an identifier of an intra-word start bit of the internal field, and an identifier of an intra-word length of the internal field. The three identifiers may coincide, for example if the three identifiers are represented by an identity of a template register storing a template entry including the memory address offset, the start position, and the field length. The three identifiers may also be provided as part of a machine code instruction itself. Further provided are compilers, compiler methods, and hardware systems for implementing accelerated internal-field load and store operations.
摘要翻译：在一些实施例中，通过使用片上模板寄存器和适当的机器码指令来加速对数据结构的内部字段的加载和存储指令的执行。加载/存储机器代码指令包括相对于数据结构的基址的内部字段的存储器地址偏移的标识符，内部字段的字内起始位的标识符和内部字段的标识符内部字段的长度。三个标识符可以重合，例如，如果三个标识符由存储包括存储器地址偏移，开始位置和字段长度的模板条目的模板寄存器的标识表示。三个标识符也可以作为机器码指令本身的一部分来提供。进一步提供的是编译器，编译器方法和用于实现加速的内部场负载和存储操作的硬件系统。

5. 发明授权

US5903918A Program counter age bits 失效
标题翻译：程序计数器时钟位
公开(公告)号：US5903918A
公开(公告)日：1999-05-11
申请号：US518562
申请日：1995-08-23
申请人： James A. Bauman , Paul Chang , Govind Kizhepat
发明人： James A. Bauman , Paul Chang , Govind Kizhepat
IPC分类号： G06F9/38 , G06F9/32
CPC分类号： G06F9/3855 , G06F9/3836 , G06F9/3857 , G06F9/3861 , G06F9/3885
摘要： An apparatus and method of efficiently and dynamically generating the addresses associated with a set of instructions in a microprocessor pipeline is disclosed. Program counter age bits associated with the offsets of an address of a predetermined instruction within a set of instructions are used to indicate the chronological age of each instruction within the set of instructions. The age bits are generated by a logic circuit which also dispatches instructions to various execution units. The age bits are used to maintain and track the addresses of an instruction stream within a processing system so that there is no need to store the addresses of each and every instruction.
摘要翻译：公开了一种在微处理器流水线中有效和动态地产生与一组指令相关联的地址的装置和方法。与一组指令中的预定指令的地址的偏移相关联的程序计数器时间位用于指示该组指令内的每条指令的按时间顺序的年龄。年龄比特由逻辑电路产生，逻辑电路也将指令分派到各种执行单元。年龄位用于维护和跟踪处理系统内的指令流的地址，使得不需要存储每个指令的地址。

6. 发明授权

US08352626B1 Program selection from within a plurality of active videos 有权
标题翻译：从多个活动视频内的节目选择
公开(公告)号：US08352626B1
公开(公告)日：2013-01-08
申请号：US13425459
申请日：2012-03-21
申请人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom
发明人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom
IPC分类号： G06F15/16 , G06F13/00 , H04B1/66
CPC分类号： H04N21/6125 , H04N21/2365 , H04N21/41407 , H04N21/462 , H04N21/4821 , H04N21/4828
摘要： A video streamer aggregates multiple videos into a single video stream for delivery to a client to be displayed. The multiple videos are active to allow motion of the multiple videos to be shown. The multiple videos are part of an electronic program guide. Additional information related to one or more of the videos may be obtained and displayed by the client. One of the videos may be selected to be enlarged and/or have audio from that video played.
摘要翻译：视频流将多个视频聚合成单个视频流，以传送到要显示的客户端。多个视频处于活动状态，以允许显示多个视频的运动。多个视频是电子节目指南的一部分。与一个或多个视频相关的附加信息可由客户端获得并显示。可以选择其中一个视频来放大和/或播放该视频的音频。

7. 发明授权

US08325821B1 Video transcoder stream multiplexing systems and methods 有权
标题翻译：视频转码器流复用系统和方法
公开(公告)号：US08325821B1
公开(公告)日：2012-12-04
申请号：US13369169
申请日：2012-02-08
申请人： Govind Kizhepat , Erik Nystrom , Yung-Hsiao Lai
发明人： Govind Kizhepat , Erik Nystrom , Yung-Hsiao Lai
IPC分类号： H04N7/12 , H04N11/02 , H04N11/04 , H04B1/66
CPC分类号： H04N21/242 , H04N19/40 , H04N21/234345 , H04N21/23608 , H04N21/4345
摘要： In some embodiments, a video (e.g. MPEG-2, H.264) transcoder channel pool is used to transcode multiple independent videos (programs) per channel substantially concurrently. A syntactically-unified combined input video stream is assembled by interleaving segments of different input video streams. The combined stream may be a container stream or elementary stream. Each segment includes one or more groups of pictures (GOP). The combined stream includes the payload video data of the input streams in unmodified form, and modified header data characterizing the combined stream as a single video stream. The combined input stream is transcoded using a single transcoder channel/input port to generate a combined output video stream. Multiple independent output video streams are assembled by de-interleaving segments of the combined output video stream according to stored interleaving break identifiers. Assembling the output video streams includes updating output video stream header fields according to stored header field data.
摘要翻译：在一些实施例中，视频（例如，MPEG-2，H.264）代码转换器信道池用于基本同时对每个信道的多个独立视频（节目）进行代码转换。通过交织不同输入视频流的片段来组合语法统一的组合输入视频流。组合的流可以是容器流或基本流。每个片段包括一组或多组照片（GOP）。组合流包括未修改形式的输入流的有效载荷视频数据和将组合流表征为单个视频流的修改的报头数据。组合的输入流使用单个代码转换器通道/输入端口进行代码转换以产生组合的输出视频流。通过根据存储的交织中断标识符对组合输出视频流的段进行解交织来组合多个独立输出视频流。组合输出视频流包括根据存储的报头字段数据来更新输出视频流报头字段。

8. 发明授权

US09740377B1 Auxiliary information data exchange within a video environment 有权
公开(公告)号：US09740377B1
公开(公告)日：2017-08-22
申请号：US13354177
申请日：2012-01-19
申请人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom , Sarvesh Arun Telang
发明人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom , Sarvesh Arun Telang
IPC分类号： G06F15/16 , H04N7/12 , G06F3/0484 , H04N21/4223 , H04N19/107 , G02B27/01 , H04N19/85 , H04N19/61
CPC分类号： G06F3/04842 , G02B2027/0138 , H04N19/107 , H04N19/61 , H04N19/85 , H04N21/2365 , H04N21/4223 , H04N21/4316 , H04N21/4722 , H04N21/4728
摘要： A composite video including a plurality of videos in a single stream is sent from a video streamer server to a client, where it is presented on an electronic display. A user may make a selection in the composite video that is translated to an absolute media reference that may include information identifying which video of the composite video was selected, an absolute media time identifying an elapsed time from the beginning of the video to the selection, and/or an absolute media spatial coordinate identifying a spatial location of the video that was selected. Auxiliary information related to the composite video may be obtained based on the selection and the absolute media reference and displayed to the user.

9. 发明授权

US09172982B1 Audio selection from a multi-video environment 有权
标题翻译：来自多视频环境的音频选择
公开(公告)号：US09172982B1
公开(公告)日：2015-10-27
申请号：US13277442
申请日：2011-10-20
申请人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom
发明人： Govind Kizhepat , Yung-Hsiao Lai , Erik Matthew Nystrom
IPC分类号： G06F15/16 , H04N21/2365 , H04N5/54
CPC分类号： H04N21/2365 , H04N5/54 , H04N21/4307 , H04N21/4347 , H04N21/4402 , H04N21/4622 , H04N21/482
摘要： A method and system for audio selection is disclosed. Multiple active videos are rendered in a single video stream and the multiple active videos are simultaneously displayed on a client machine. A user selects a video from among the multiple active videos for which associated audio is presented. As the user selects different videos the previous audio is stopped and the new audio is played. The new audio is synchronized to the selected video.
摘要翻译：公开了一种用于音频选择的方法和系统。多个活动视频呈现在单个视频流中，多个活动视频同时显示在客户端计算机上。用户从显示相关联的音频的多个活动视频中选择视频。当用户选择不同的视频时，先前的音频被停止并播放新的音频。新音频与所选视频同步。

10. 发明授权

US09077578B1 Scalable real-time video compositing systems and methods 有权
标题翻译：可扩展实时视频合成系统和方法
公开(公告)号：US09077578B1
公开(公告)日：2015-07-07
申请号：US13154222
申请日：2011-06-06
申请人： Govind Kizhepat , Yung-Hsiao Lai
发明人： Govind Kizhepat , Yung-Hsiao Lai
IPC分类号： G06F15/16 , H04N7/12 , H04L29/06 , H04N21/236
CPC分类号： H04N19/40 , H04L29/06 , H04N19/48 , H04N21/234309 , H04N21/236 , H04N21/2365 , H04N21/25825 , H04N21/4312
摘要： In some embodiments, a server system composites in real-time, in response to a user video search query, a standard-compliant (e.g. MPEG-4/H.264) SD or HD video stream encoding a rectangular (x-y) composite video preview panel array (grid) of video search results. Each panel/tile in the rectangular panel array displays a temporal section (e.g. the first 90 seconds, looped-back) of a video identified in response to the user query. Generating the composite video panel array in real-time is achieved by compositing the component video panels in the compressed domain, after each panel undergoes off-line a compressed-domain pre-compositing preparation process that facilitates dynamic compositing of the panels into a single video stream. The pre-compositing preparation includes transcoding to a format having a down-scaled common resolution, common GOP structure, and one-slice-per-row slice structure.
摘要翻译：在一些实施例中，响应于用户视频搜索查询，服务器系统实时地复合编码矩形（xy）复合视频预览的标准兼容（例如，MPEG-4 / H.264）SD或HD视频流视频搜索结果的面板阵列（网格）。矩形面板阵列中的每个面板/瓦片显示响应于用户查询识别的视频的时间部分（例如，前90秒，回圈）。通过将压缩域中的分量视频面板合成，每个面板经过离线压缩域预合成准备过程，便于将面板动态合成为单个视频，实现复合视频面板阵列的实时生成流。预合成准备包括代码转换为具有缩小的公共分辨率，公共GOP结构和单行片层结构的格式。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式