专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20150363263A1 ECC Encoder Using Partial-Parity Feedback 审中-公开
标题翻译： ECC编码器采用部分奇偶校验反馈
公开(公告)号：US20150363263A1
公开(公告)日：2015-12-17
申请号：US14303393
申请日：2014-06-12
申请人： HGST Netherlands B.V.
发明人： Martin Aureliano Hassner , Kirk Hwang
IPC分类号： G06F11/10 , H03M13/11
CPC分类号： H03M13/1134 , H03M13/152 , H03M13/1595 , H03M13/6575
摘要： ECC Encoders that process packets of p bits (with p>1) in a data block in parallel and generate a set of N parity/check bits that are stored along with the original data in the memory block. Encoders according to the invention can be used to create a nonvolatile NAND Flash memory write cache with BCH-ECC for use in a disk drive that can speed up the response time for some write operations. Encoder embodiments of the invention use Partial-Parity Feedback along with a XOR-Matrix Logic Module, which calculates N output bits from p input bits, and a Shift Register Module that accumulates N check bits. The XOR-Matrix Logic Module is designed using a precalculated Matrix of p×N bits, which is translated into VHDL design language to generate the hardware gates. High-Order p-bit Partial-Parity Feedback improves over LFSR designs and achieves Minimal Critical Path Length:=p.
摘要翻译： ECC编码器并行处理数据块中p位（p> 1）的数据包，并生成与原始数据一起存储在存储器块中的一组N个奇偶校验/校验位。根据本发明的编码器可用于创建具有用于磁盘驱动器的BCH-ECC的非易失性NAND闪存写入高速缓存，其可以加速某些写入操作的响应时间。本发明的编码器实施例使用部分奇偶校验反馈以及从P个输入位计算N个输出位的XOR矩阵逻辑模块和累积N个校验位的移位寄存器模块。 XOR矩阵逻辑模块使用预先计算的p×N位矩阵进行设计，将其转换为VHDL设计语言以生成硬件门。高阶p位部分奇偶校验反馈改进了LFSR设计，实现了最小临界路径长度：= p。

2. 发明授权

US08856618B2 Scalable repair block error correction for sequential multiple data blocks in a magnetic data storage device 有权
标题翻译：磁数据存储设备中的顺序多个数据块的可扩展修复块错误校正
公开(公告)号：US08856618B2
公开(公告)日：2014-10-07
申请号：US13645309
申请日：2012-10-04
申请人： HGST Netherlands B.V.
发明人： Kei Akiyama , Sridhar Chatradhi , Jonathan Darrel Coker , Martin Aureliano Hassner , Kirk Hwang , Roger William Wood
IPC分类号： G11C29/00
CPC分类号： G11B5/09 , G11B20/1833
摘要： A technique for recovering of “squeezed” sectors in a set of sequential sectors such as are used in Shingled Magnetic Recording (SMR) is described. Embodiments of the invention use a programmable erased sector recovery scheme, which is a concatenation of a “Cauchy-type” track erasure correction code, together with a media-error correction code that generates N-weighted parity-sectors per track and is capable of replacing up to N-erased sectors per track in any possible combination.
摘要翻译：描述用于恢复诸如用于混合磁记录（SMR）的一组连续扇区中的“挤压”扇区的技术。本发明的实施例使用可编程擦除扇区恢复方案，其是“柯西式”轨道擦除校正码的级联，以及每个轨道生成N个加权奇偶校验扇区的媒体纠错码，并且能够以任何可能的组合替代每个轨道的N个擦除扇区。

3. 发明申请

US20140101515A1 SCALABLE REPAIR BLOCK ERROR CORRECTION FOR SEQUENTIAL MULTIPLE DATA BLOCKS IN A MAGNETIC DATA STORAGE DEVICE 有权
标题翻译：磁性数据存储设备中的顺序多个数据块的可扩展修复块错误校正
公开(公告)号：US20140101515A1
公开(公告)日：2014-04-10
申请号：US13645309
申请日：2012-10-04
申请人： HGST NETHERLANDS B.V.
发明人： Kei Akiyama , Sridhar Chatradhi , Jonathan Darrel Coker , Martin Aureliano Hassner , Kirk Hwang , Roger William Wood
IPC分类号： H03M13/05
CPC分类号： G11B5/09 , G11B20/1833
摘要： A technique for recovering of “squeezed” sectors in a set of sequential sectors such as are used in Shingled Magnetic Recording (SMR) is described. Embodiments of the invention use a programmable erased sector recovery scheme, which is a concatenation of a “Cauchy-type” track erasure correction code, together with a media-error correction code that generates N-weighted parity-sectors per track and is capable of replacing up to N-erased sectors per track in any possible combination.
摘要翻译：描述用于恢复诸如用于混合磁记录（SMR）的一组连续扇区中的“挤压”扇区的技术。本发明的实施例使用可编程擦除扇区恢复方案，其是“柯西式”轨道擦除校正码的级联，以及每个轨道生成N个加权奇偶校验扇区的媒体纠错码，并且能够以任何可能的组合替代每个轨道的N个擦除扇区。

4. 发明授权

US09286159B2 Track-band squeezed-sector error correction in magnetic data storage devices 有权
标题翻译：磁数据存储设备中的轨带压缩扇区纠错
公开(公告)号：US09286159B2
公开(公告)日：2016-03-15
申请号：US14072923
申请日：2013-11-06
申请人： HGST Netherlands B.V.
发明人： Sridhar Chatradhi , Martin Aureliano Hassner , Kirk Hwang , Satoshi Yamamoto
IPC分类号： G11B20/18 , G06F11/00 , G06F11/10 , G11B20/12
CPC分类号： G06F11/1076 , G11B20/1833 , G11B2020/1222 , H03M13/2906
摘要： Data storage devices using a two-level ECC scheme are described. Embodiments of the invention allow the recovery of sectors in a squeezed group of tracks in a that includes both a single track level ECC scheme and a track band ECC scheme that functions across the set of tracks in the band. The track band ECC scheme uses additional parity information calculated using input data from multiple tracks to allow correction across tracks.
摘要翻译：描述使用两级ECC方案的数据存储设备。本发明的实施例允许恢复被挤压的磁道组中的扇区，其包括在频带中跨越该组轨道工作的单个磁道级ECC方案和轨道带ECC方案两者。轨道频带ECC方案使用使用来自多个轨道的输入数据计算的附加奇偶校验信息，以允许跨轨迹的校正。

5. 发明授权

US09229813B2 Error correction with on-demand parity sectors in magnetic data storage devices 有权
标题翻译：磁数据存储设备中按需奇偶校验扇区纠错
公开(公告)号：US09229813B2
公开(公告)日：2016-01-05
申请号：US14199807
申请日：2014-03-06
申请人： HGST Netherlands B.V.
发明人： Sridhar Chatradhi , Martin Aureliano Hassner , Kirk Hwang , Satoshi Yamamoto
IPC分类号： G06F11/10 , G06F13/28 , G11B20/18
CPC分类号： G06F11/1076 , G06F13/28 , G11B20/1833 , H03M13/353 , H03M13/373 , H03M13/3738 , H03M13/3746 , H03M13/612
摘要： Data storage devices are described with an ECC system that generate additional on-demand ECC information for a previously written track to provide for correction of data errors in the track and thereby avoid having to rewrite the track. Embodiments of the invention address the squeeze-error problem that arises when writing the next (second) track in a sequence causes errors to be introduced in the adjacent previously written (first) track. In alternative embodiments the existence of the data errors in the first track can be detected by reading the track or by estimating the number of likely errors using head position data measured while writing the first and second tracks. The additional on-demand ECC information can be written on any track that is available.
摘要翻译：使用ECC系统描述数据存储设备，ECC系统为先前写入的轨道生成附加的按需ECC信息，以提供轨道中数据错误的校正，从而避免重写轨道。本发明的实施例解决了在序列中写入下一个（第二）轨道导致在相邻的先前写入（第一）轨道中引入错误时产生的挤压误差问题。在替代实施例中，可以通过读取轨迹或通过使用在写入第一和第二轨道时测量的头部位置数据来估计可能的错误的数量来检测第一轨道中的数据错误的存在。附加的按需ECC信息可以写在任何可用的轨道上。

6. 发明申请

US20150254135A1 ERROR CORRECTION WITH ON-DEMAND PARITY SECTORS IN MAGNETIC DATA STORAGE DEVICES 有权
标题翻译：在磁数据存储设备中存在与需要的奇偶校验区的错误校正
公开(公告)号：US20150254135A1
公开(公告)日：2015-09-10
申请号：US14199807
申请日：2014-03-06
申请人： HGST Netherlands B.V.
发明人： Sridhar Chatradhi , Martin Aureliano Hassner , Kirk Hwang , Satoshi Yamamoto
IPC分类号： G06F11/10 , G11B20/18 , G06F13/28
CPC分类号： G06F11/1076 , G06F13/28 , G11B20/1833 , H03M13/353 , H03M13/373 , H03M13/3738 , H03M13/3746 , H03M13/612
摘要： Data storage devices are described with an ECC system that generate additional on-demand ECC information for a previously written track to provide for correction of data errors in the track and thereby avoid having to rewrite the track. Embodiments of the invention address the squeeze-error problem that arises when writing the next (second) track in a sequence causes errors to be introduced in the adjacent previously written (first) track. In alternative embodiments the existence of the data errors in the first track can be detected by reading the track or by estimating the number of likely errors using head position data measured while writing the first and second tracks. The additional on-demand ECC information can be written on any track that is available.
摘要翻译：使用ECC系统描述数据存储设备，ECC系统为先前写入的轨道生成附加的按需ECC信息，以提供轨道中数据错误的校正，从而避免重写轨道。本发明的实施例解决了在序列中写入下一个（第二）轨道导致在相邻的先前写入（第一）轨道中引入错误时产生的挤压误差问题。在替代实施例中，可以通过读取轨迹或通过使用在写入第一和第二轨道时测量的头部位置数据来估计可能的错误的数量来检测第一轨道中的数据错误的存在。附加的按需ECC信息可以写在任何可用的轨道上。

7. 发明授权

US08749909B1 Disk drive with servo system with timing adjustments to master timer for SAM detection errors 有权
标题翻译：带伺服系统的磁盘驱动器，具有定时调整功能，用于主机定时器，用于SAM检测错误
公开(公告)号：US08749909B1
公开(公告)日：2014-06-10
申请号：US13726168
申请日：2012-12-23
申请人： HGST Netherlands B.V.
发明人： Gary Allan Herbst , Kirk Hwang , Masaki Kohno , Naoyuki Minami , Hung Phan
IPC分类号： G11B5/09
CPC分类号： G11B27/24 , G11B20/10222
摘要： A disk drive is described with a single servo master timer that is used to control timing critical signals such as servo gate, SAM windows, channel power save, PREAMP power save and so on. The master timer is adjusted to compensate for SAM detection errors (early, late or missed) and provides improved servo timing quality. In an embodiment the adjustable master timer can be selectably clocked by either the DLC/DSW clock or the system clock.
摘要翻译：使用单个伺服主计时器描述磁盘驱动器，该定时器用于控制定时关键信号，如伺服门，SAM窗口，通道节电，PREAMP省电等。调整主计时器以补偿SAM检测错误（早，晚或错过），并提供改进的伺服定时质量。在一个实施例中，可调节主计时器可由DLC / DSW时钟或系统时钟可选地计时。

8. 发明申请

US20170345456A1 PROGRAMMABLE ERROR-CORRECTING CODE FOR A HOST DEVICE 审中-公开
公开(公告)号：US20170345456A1
公开(公告)日：2017-11-30
申请号：US15165704
申请日：2016-05-26
申请人： HGST Netherlands B.V.
发明人： Martin Aureliano Hassner , Kirk Hwang , Laurence Morris Morkre , Satoshi Yamamoto
IPC分类号： G11B20/18 , G06F11/10
CPC分类号： G11B20/1833 , G06F11/1048
摘要： In one example, the disclosure is directed to error-correcting code techniques for managing data by a host device. In some examples, in writing the data, a host device receives parity data, data and one or more error pointers from a storage device. Each respective error pointer references a location of a respective data sector of the data that contains an error. The host device determines, based at least in part on the one or more error pointers, a first data sector of the data that contains an error. The host device recovers, based at least in part on the parity data, the data, and the one or more error pointers, the first data sector.

9. 发明申请

US20170344425A1 ERROR-LADEN DATA HANDLING ON A STORAGE DEVICE 审中-公开
公开(公告)号：US20170344425A1
公开(公告)日：2017-11-30
申请号：US15165669
申请日：2016-05-26
申请人： HGST Netherlands B.V.
发明人： Kei Akiyama , Martin Aureliano Hassner , Kirk Hwang , Satoshi Yamamoto
IPC分类号： G06F11/10 , G11C16/10 , G06F3/06 , G11C16/26
CPC分类号： G06F3/0685 , G06F11/1048
摘要： In one example, the disclosure is directed to error-correcting code techniques for managing data in a hard drive. In some examples, a controller of a hard disk drive may cause data including a data band and an associated parity sector to be retrieved from non-volatile memory. The data band may include a number of virtual data tracks, and each virtual data track may include a respective plurality of sectors. The controller may determine that at least one sector of the respective plurality of sectors includes an error that renders the data in the at least one sector unreadable by the controller. The controller may send the data including the data band and the associated parity sector to a host device.

10. 发明申请

US20140177086A1 Disk Drive with Servo System with Timing Adjustments to Master Timer for SAM Detection Errors 有权
标题翻译：带伺服系统的磁盘驱动器，具有SAM主机定时器定时调整功能，用于SAM检测错误
公开(公告)号：US20140177086A1
公开(公告)日：2014-06-26
申请号：US13726168
申请日：2012-12-23
申请人： HGST NETHERLANDS B.V.
发明人： Gary Allan Herbst , Kirk Hwang , Masaki Kohno , Naoyuki Minami , Hung Phan
IPC分类号： G11B27/24
CPC分类号： G11B27/24 , G11B20/10222
摘要： A disk drive is described with a single servo master timer that is used to control timing critical signals such as servo gate, SAM windows, channel power save, PREAMP power save and so on. The master timer is adjusted to compensate for SAM detection errors (early, late or missed) and provides improved servo timing quality. In an embodiment the adjustable master timer can be selectably clocked by either the DLC/DSW clock or the system clock.
摘要翻译：使用单个伺服主计时器描述磁盘驱动器，该定时器用于控制定时关键信号，如伺服门，SAM窗口，通道节电，PREAMP省电等。调整主计时器以补偿SAM检测错误（早，晚或错过），并提供改进的伺服定时质量。在一个实施例中，可调节主计时器可由DLC / DSW时钟或系统时钟可选地计时。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式