专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20170115887A1 METHOD AND SYSTEM FOR EFFICIENT COMMON PROCESSING IN MEMORY DEVICE CONTROLLERS 有权
公开(公告)号：US20170115887A1
公开(公告)日：2017-04-27
申请号：US14992353
申请日：2016-01-11
申请人： HGST Netherlands B.V.
发明人： Sriram RUPANAGUNTA , Ashish SINGHAI , Sandeep SHARMA , Srikant SADASIVAM , Krishanth SKANDAKUMARAN , George MOUSSA , Rajendra Prasad MISHRA , Kenneth Alan Okin
IPC分类号： G06F3/06 , G06F13/42
CPC分类号： G06F3/0607 , G06F3/0656 , G06F3/0659 , G06F3/0661 , G06F3/0688 , G06F3/0689 , G06F13/4282
摘要： Embodiments of the present invention are operable to efficiently schedule memory device commands, such as flash memory device commands, while taking into account the interdependencies of processing such commands. As such embodiments of the present invention order commands to make sure that data is written and read from memory devices in a coherent fashion using command groups. Commands within such command groups are scheduled concurrently or in parallel. In this fashion, embodiments of the present invention promote efficient execution of memory device commands while maintaining any required arbitrary ordering requirements.

2. 发明授权

US09619326B2 Methods and systems for implementing redundancy in memory controllers 有权
公开(公告)号：US09619326B2
公开(公告)日：2017-04-11
申请号：US14564798
申请日：2014-12-09
申请人： HGST Netherlands B.V.
发明人： Ashish Singhai , Ashwin Narasimha , Kenneth Alan Okin
IPC分类号： G06F11/10 , G11C29/00
CPC分类号： G06F11/1068 , G06F11/108 , G11C29/765
摘要： The present disclosure relates to methods and systems for implementing redundancy in memory controllers. The disclosed systems and methods utilize a row of memory blocks, such that each memory block in the row is associated with an independent media unit. Failures of the media units are not correlated, and therefore, a failure in one unit does not affect the data stored in the other units. Parity information associated with the data stored in the memory blocks is stored in a separate memory block. If the data in a single memory block has been corrupted, the data stored in the remaining memory blocks and the parity information is used to retrieve the corrupted data.

3. 发明授权

US10108340B2 Method and system for a common processing framework for memory device controllers 有权
公开(公告)号：US10108340B2
公开(公告)日：2018-10-23
申请号：US14992701
申请日：2016-01-11
申请人： HGST Netherlands B.V.
发明人： Sriram Rupanagunta , Ashish Singhai , Sandeep Sharma , Srikant Sadasivam , Krishanth Skandakumaran , George Moussa , Rajendra Prasad Mishra , Kenneth Alan Okin
IPC分类号： G06F3/06 , G06F13/42
摘要： Embodiments of the present invention receive I/O commands expressed in either vendor-specific or non-vendor-specific protocols and normalize them into a common format for execution by different memory devices. Embodiments of the present invention identify these I/O commands using parameters common to both types of protocols. In this fashion, embodiments store normalized commands in data structures for execution by memory devices in which the normalized commands represent instructions for performing an action corresponding with execution of the original I/O command. Accordingly, embodiments of the present invention save resources with respect to hardware and software maintenance costs.

4. 发明申请

US20170115888A1 METHOD AND SYSTEM FOR A COMMON PROCESSING FRAMEWORK FOR MEMORY DEVICE CONTROLLERS 审中-公开
公开(公告)号：US20170115888A1
公开(公告)日：2017-04-27
申请号：US14992701
申请日：2016-01-11
申请人： HGST Netherlands B.V.
发明人： Sriram Rupanagunta , Ashish Singhai , Sandeep Sharma , Srikant Sadasivam , Krishanth Skandakumaran , George Moussa , Rajendra Prasad Mishra , Kenneth Alan Okin
IPC分类号： G06F3/06 , G06F13/42
CPC分类号： G06F3/0607 , G06F3/0659 , G06F3/0661 , G06F3/0689 , G06F13/4282
摘要： Embodiments of the present invention receive I/O commands, expressed in either vendor-specific or non-vendor-specific protocols and normalize them into a common format for execution by different memory devices. Embodiments of the present invention identify these I/O commands using parameters common to both types of protocols. In this fashion, embodiments store normalized commands in data structures for execution by memory devices in which the normalized, commands represent instructions for performing an action corresponding with execution of the original I/O command. Accordingly, embodiments of the present invention save resources with respect to hardware and software maintenance costs.

5. 发明授权

US09886196B2 Method and system for efficient common processing in memory device controllers 有权
公开(公告)号：US09886196B2
公开(公告)日：2018-02-06
申请号：US14992353
申请日：2016-01-11
申请人： HGST Netherlands B.V.
发明人： Sriram Rupanagunta , Ashish Singhai , Sandeep Sharma , Srikant Sadasivam , Krishanth Skandakumaran , George Moussa , Rajendra Prasad Mishra , Kenneth Alan Okin
IPC分类号： G06F3/06 , G06F13/42
CPC分类号： G06F3/0607 , G06F3/0656 , G06F3/0659 , G06F3/0661 , G06F3/0688 , G06F3/0689 , G06F13/4282
摘要： Embodiments of the present invention are operable to efficiently schedule memory device commands, such as flash memory device commands, while taking into account the interdependencies of processing such commands. As such embodiments of the present invention order commands to make sure that data is written and read from memory devices in a coherent fashion using command groups. Commands within such command groups are scheduled concurrently or in parallel. In this fashion, embodiments of the present invention promote efficient execution of memory device commands while maintaining any required arbitrary ordering requirements.

6. 发明授权

US09575669B2 Programmable solid state drive controller and method for scheduling commands utilizing a data structure 有权
标题翻译：可编程固态驱动控制器和使用数据结构调度命令的方法
公开(公告)号：US09575669B2
公开(公告)日：2017-02-21
申请号：US14564829
申请日：2014-12-09
申请人： HGST Netherlands B.V.
发明人： Ashish Singhai , Kenneth Alan Okin
IPC分类号： G06F3/06 , G06F11/07
CPC分类号： G06F3/0613 , G06F3/0659 , G06F3/0688 , G06F11/073 , G06F11/0751 , G06F11/0793 , G06F11/14
摘要： A memory controller and method for scheduling commands in a memory controller are disclosed. A programmable solid state drive (SSD) controller and a non-volatile memory apparatus are provided. Data structures, termed “Superbufs” are utilized for organizing internal activities in the SSD controller. Each data structure can comprise a host command area, a command area, and a notes or scratch pad area. A memory controller can be configured to, upon receiving a host command, copy the original received host command into the host command area of a first data structure, generate a first command group, copy the first command group into the command area, and execute commands of the first command group. A data structure can be initialized to an idle state, and can transition to other states such as a new command received state, a read for execution state, a command group complete state and an error state.
摘要翻译：公开了一种用于在存储器控制器中调度命令的存储器控制器和方法。提供可编程固态驱动器（SSD）控制器和非易失性存储装置。称为“Superbuf”的数据结构用于组织SSD控制器中的内部活动。每个数据结构可以包括主机命令区域，命令区域以及笔记或暂存区域。存储器控制器可以被配置为在接收到主机命令时将原始接收的主机命令复制到第一数据结构的主机命令区域中，生成第一命令组，将第一命令组复制到命令区域中，并执行命令的第一个命令组。数据结构可以被初始化为空闲状态，并且可以转换到诸如新命令接收状态，读取执行状态，命令组完成状态和错误状态的其他状态。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式