专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20170140090A1 ANALYSIS OF COUPLED NOISE FOR INTEGRATED CIRCUIT DESIGN 审中-公开
公开(公告)号：US20170140090A1
公开(公告)日：2017-05-18
申请号：US14944552
申请日：2015-11-18
申请人： International Business Machines Corporation
发明人： Steven J. Kurtz , Mark A. Lavin , Ronald D. Rose , Richard W. Taggart , Vladimir Zolotov
IPC分类号： G06F17/50
CPC分类号： G06F17/5081 , G06F17/5036 , G06F17/504 , G06F17/5068 , G06F2217/82
摘要： A computer-implemented method includes identifying a noise cluster, representing the noise cluster according to a variational model, projecting the variational model onto one or more corners to yield a projected noise cluster, and determining a computed noise for the projected noise cluster. Optionally, the noise cluster includes one or more noise cluster elements, and each of the noise cluster elements are expressed as one or more circuit element terms, according to a canonical form. Optionally, at least one of the corners is a bounding corner. For the bounding corner, the projected noise cluster is generated by maximizing the circuit element terms for those noise cluster elements that tend to increase noise, and by minimizing the circuit element terms for those noise cluster elements that tend to decrease noise, whereby noise is maximized for the canonical form. A corresponding computer program product and computer system are also disclosed.

2. 发明授权

US09093165B2 Distributed current clock for nano-magnetic element array 有权
标题翻译：纳米磁性元件阵列的分布式电流时钟
公开(公告)号：US09093165B2
公开(公告)日：2015-07-28
申请号：US14041663
申请日：2013-09-30
申请人： International Business Machines Corporation
发明人： John A. Fifield , Steven J. Kurtz
IPC分类号： G11C11/00 , G11C11/16 , H03K19/096
CPC分类号： G11C11/1693 , G11C11/161 , G11C11/1675 , G11C11/5607 , H03K19/096
摘要： A nano-magnetic element array having a conductive line adjacent to a group of nano-magnetic elements and a multi-level current driver connected to an input node on the conductive line. The current driver is controlled by a pair of voltage clock signals and a voltage reference so as to selectively change the current amount at the input node between a first level that erases the state of the elements, a second level that switches the state of the elements and a third level that maintains the state of the elements. The current driver is further configured so that the transition from the second to the third level is gradual. Optionally, a bias generator can selectively adjust the voltage reference and thereby, the current amount at the input node. Also, optionally, the same voltage clock signal and voltage reference lines can be used to control multiple multi-level current drivers within the array.
摘要翻译：具有与一组纳米磁性元件相邻的导线的纳米磁性元件阵列和连接到该导线上的输入节点的多电平电流驱动器。电流驱动器由一对电压时钟信号和电压基准控制，以便在消除元件状态的第一电平之间选择性地改变输入节点处的电流量，切换元件的状态的第二电平和维持元素状态的第三级别。进一步配置当前驱动器，使得从第二级到第三级的转换是渐进式的。可选地，偏置发生器可以选择性地调整电压基准，从而选择性地调整输入节点处的电流量。此外，可选地，可以使用相同的电压时钟信号和电压参考线来控制阵列内的多个多电平电流驱动器。

3. 发明授权

US11120193B2 Analysis of coupled noise for integrated circuit design 有权
公开(公告)号：US11120193B2
公开(公告)日：2021-09-14
申请号：US16517990
申请日：2019-07-22
申请人： International Business Machines Corporation
发明人： Steven J. Kurtz , Mark A. Lavin , Ronald D. Rose , Richard W. Taggart , Vladimir Zolotov
IPC分类号： G06F30/398 , G06F30/367 , G06F30/3323 , G06F30/39 , G06F119/10
摘要： A computer-implemented method includes identifying a noise cluster, representing the noise cluster according to a variational model, projecting the variational model onto one or more corners to yield a projected noise cluster, and determining a computed noise for the projected noise cluster. Optionally, the noise cluster includes one or more noise cluster elements, and each of the noise cluster elements are expressed as one or more circuit element terms, according to a canonical form. Optionally, at least one of the corners is a bounding corner. For the bounding corner, the projected noise cluster is generated by maximizing the circuit element terms for those noise cluster elements that tend to increase noise, and by minimizing the circuit element terms for those noise cluster elements that tend to decrease noise, whereby noise is maximized for the canonical form. A corresponding computer program product and computer system are also disclosed.

4. 发明授权

US10394999B2 Analysis of coupled noise for integrated circuit design 有权
公开(公告)号：US10394999B2
公开(公告)日：2019-08-27
申请号：US14944552
申请日：2015-11-18
申请人： International Business Machines Corporation
发明人： Steven J. Kurtz , Mark A. Lavin , Ronald D. Rose , Richard W. Taggart , Vladimir Zolotov
IPC分类号： G06F17/50
摘要： A computer-implemented method includes identifying a noise cluster, representing the noise cluster according to a variational model, projecting the variational model onto one or more corners to yield a projected noise cluster, and determining a computed noise for the projected noise cluster. Optionally, the noise cluster includes one or more noise cluster elements, and each of the noise cluster elements are expressed as one or more circuit element terms, according to a canonical form. Optionally, at least one of the corners is a bounding corner. For the bounding corner, the projected noise cluster is generated by maximizing the circuit element terms for those noise cluster elements that tend to increase noise, and by minimizing the circuit element terms for those noise cluster elements that tend to decrease noise, whereby noise is maximized for the canonical form. A corresponding computer program product and computer system are also disclosed.

5. 发明申请

US20150092478A1 DISTRIBUTED CURRENT CLOCK FOR NANO-MAGNETIC ELEMENT ARRAY 有权
标题翻译：用于纳米磁性元件阵列的分布式电流时钟
公开(公告)号：US20150092478A1
公开(公告)日：2015-04-02
申请号：US14041663
申请日：2013-09-30
申请人： International Business Machines Corporation
发明人： John A. Fifield , Steven J. Kurtz
IPC分类号： G11C11/16 , H03K19/096
CPC分类号： G11C11/1693 , G11C11/161 , G11C11/1675 , G11C11/5607 , H03K19/096
摘要： A nano-magnetic element array having a conductive line adjacent to a group of nano-magnetic elements and a multi-level current driver connected to an input node on the conductive line. The current driver is controlled by a pair of voltage clock signals and a voltage reference so as to selectively change the current amount at the input node between a first level that erases the state of the elements, a second level that switches the state of the elements and a third level that maintains the state of the elements. The current driver is further configured so that the transition from the second to the third level is gradual. Optionally, a bias generator can selectively adjust the voltage reference and thereby, the current amount at the input node. Also, optionally, the same voltage clock signal and voltage reference lines can be used to control multiple multi-level current drivers within the array.
摘要翻译：具有与一组纳米磁性元件相邻的导线的纳米磁性元件阵列和连接到该导线上的输入节点的多电平电流驱动器。电流驱动器由一对电压时钟信号和电压基准控制，以便在消除元件状态的第一电平之间选择性地改变输入节点处的电流量，切换元件状态的第二电平和维持元素状态的第三级别。进一步配置当前驱动器，使得从第二级到第三级的转换是渐进式的。可选地，偏置发生器可以选择性地调整电压基准，从而选择性地调整输入节点处的电流量。此外，可选地，可以使用相同的电压时钟信号和电压参考线来控制阵列内的多个多电平电流驱动器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式