专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08205053B2 Method and system for accessing memory using an auxiliary memory 失效
标题翻译：使用辅助存储器访问存储器的方法和系统
公开(公告)号：US08205053B2
公开(公告)日：2012-06-19
申请号：US12063908
申请日：2006-08-11
申请人： Marco Jan Bekooij
发明人： Marco Jan Bekooij
IPC分类号： G06F13/00 , G06F13/28
CPC分类号： G06F12/0888 , G06F8/4441 , G06F9/3824
摘要： A method and system for accessing memory using an auxiliary memory is presented. According to the invention store and following load instructions accessing same memory locations are identified and a temporal difference is determined. The store instructions comprise an indication for the time interval lapsing until a data element, which is stored by the store instructions, is loaded by a load operation for the first time. Based on this indication the store instruction is given access directly to the main memory or is routed to main memory through an auxiliary memory.
摘要翻译：提出了一种使用辅助存储器访问存储器的方法和系统。根据本发明，存储和跟踪访问相同存储器位置的加载指令被识别并且确定时间差异。存储指令包括时间间隔的指示，直到由存储指令存储的数据元素通过第一次的加载操作加载。基于该指示，存储指令被直接访问主存储器，或通过辅助存储器被路由到主存储器。

2. 发明申请

US20090216983A1 METHOD AND SYSTEM FOR ACCESSING MEMORY USING AN AUXILIARY MEMORY 失效
标题翻译：使用辅助存储器访问存储器的方法和系统
公开(公告)号：US20090216983A1
公开(公告)日：2009-08-27
申请号：US12063908
申请日：2006-08-11
申请人： Marco Jan Bekooij
发明人： Marco Jan Bekooij
IPC分类号： G06F9/45 , G06F12/02
CPC分类号： G06F12/0888 , G06F8/4441 , G06F9/3824
摘要： A method and system for accessing memory using an auxiliary memory is presented. According to the invention store and following load instructions accessing same memory locations are identified and a temporal difference is determined. The store instructions comprise an indication for the time interval lapsing until a data element, which is stored by the store instructions, is loaded by a load operation for the first time. Based on this indication the store instruction is given access directly to the main memory or is routed to main memory through an auxiliary memory.
摘要翻译：提出了一种使用辅助存储器访问存储器的方法和系统。根据本发明，存储和跟踪访问相同存储器位置的加载指令被识别并且确定时间差异。存储指令包括时间间隔的指示，直到由存储指令存储的数据元素通过第一次的加载操作加载。基于该指示，存储指令被直接访问主存储器，或通过辅助存储器被路由到主存储器。

3. 发明申请

US20080270676A1 Data Processing System and Method for Memory Defragmentation 审中-公开
标题翻译：数据处理系统和内存碎片整理方法
公开(公告)号：US20080270676A1
公开(公告)日：2008-10-30
申请号：US11815210
申请日：2006-01-26
申请人： Marco Jan Bekooij
发明人： Marco Jan Bekooij
IPC分类号： G06F12/02
CPC分类号： G06F12/023
摘要： A data processing system is provided in a stream-based communication environment. The data processing system comprises at least one processing unit (PU1, PU2) for a stream-based processing of a plurality of processing jobs (J1-J5), a memory means (MEM) having an address range; and a plurality of FIFOs memory mapped to part of the address range of the memory means (MEM), respectively. Each of the FIFOs is associated to one of said plurality of processing jobs (j1-j5) to enable their communication. An address translation unit (ATU) is provided for identifying address ranges in the memory means (MEM) which are not currently used by the plurality of FIFOs and for moving the address range of at least one FIFO to a currently unused address range in the memory means (MEM).
摘要翻译：在基于流的通信环境中提供数据处理系统。数据处理系统包括用于多个处理作业（J 1 -J 5）的基于流的处理的至少一个处理单元（PU 1，PU 2），具有地址范围的存储装置（MEM）以及分别映射到存储装置（MEM）的地址范围的一部分的多个FIFO存储器。每个FIFO与所述多个处理作业（j 1 -j 5）中的一个相关联，以使其能够进行通信。提供地址转换单元（ATU），用于识别当前未被多个FIFO使用的存储器装置（MEM）中的地址范围，并且用于将至少一个FIFO的地址范围移动到存储器中的当前未使用的地址范围意思（MEM）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式