会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method of fabricating a self aligned contact for a capacitor over
bitline, (COB), memory cell
    • 通过位线(COB),存储单元制造电容器的自对准接触的方法
    • US6163047A
    • 2000-12-19
    • US351241
    • 1999-07-12
    • Janmye SungNicky Lu
    • Janmye SungNicky Lu
    • H01L21/8242H01L27/108
    • H01L27/10888H01L27/10814
    • A process for fabricating a capacitor over bitline, DRAM device, using a self-aligned contact opening, through, and between the bitline structures, and featuring the formation of insulator spacers, on the sidewall of the bitline structures, formed after the opening of the self-aligned contact, has been developed. The self-aligned contact opening, located through the bitline structures, allows an increase in DRAM cell density to be achieved. The formation of insulator spacers, on the sidewall of the bitline structures, formed after the opening of the self-aligned contact, in a silicon oxide layer, allows silicon oxide to be used as the spacer material, thus resulting in capacitance decrease when compared to counterparts fabricated using silicon nitride spacers.
    • 一种用于通过位线制造电容器的过程,DRAM器件,使用位线结构之间的自对准接触开口,穿过和位于所述位线结构之间,并且在所述位线结构的侧壁上形成绝缘体间隔物,其特征在于, 自对准接触,已开发。 通过位线结构定位的自对准接触开口允许实现DRAM单元密度的增加。 在氧化硅层中,在自对准接触开口之后形成的位线结构的侧壁上的绝缘体间隔物的形成允许使用氧化硅作为间隔物材料,从而导致与 使用氮化硅间隔物制造的对应物。