专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20160148338A1 OPTIMIZED MULTI-PASS RENDERING ON TILED BASE ARCHITECTURES 有权
公开(公告)号：US20160148338A1
公开(公告)日：2016-05-26
申请号：US15012467
申请日：2016-02-01
申请人： QUALCOMM Incorporated
发明人： Murat Balci , Christopher Paul Frascati , Avinash Seetharamaiah
IPC分类号： G06T1/20
CPC分类号： G06T1/20 , G06T15/005
摘要： The present disclosure provides systems and methods for multi-path rendering on tile based architectures including executing, with a graphics processing unit (GPU), a query pass, executing, with the GPU, a condition true pass based on the query pass without executing a flush operation, executing, with the GPU, a condition false pass based on the query pass without executing a flush operation, and responsive to executing the condition true pass and the condition false pass, executing, with the GPU, a flush operation.

2. 发明授权

US09286649B2 Conditional execution of rendering commands based on per bin visibility information with added inline operations 有权
标题翻译：有条件地执行渲染命令基于每个bin可见性信息添加内联操作
公开(公告)号：US09286649B2
公开(公告)日：2016-03-15
申请号：US14059076
申请日：2013-10-21
申请人： QUALCOMM Incorporated
发明人： Murat Balci , Christopher Paul Frascati , Avinash Seetharamaiah
IPC分类号： G06T15/40 , G06T1/20 , G06T15/00
CPC分类号： G06T1/20 , G06T15/005
摘要： A GPU may determine, based on a visibility stream, whether to execute instructions stored in an indirect buffer. The instructions include instructions for rendering primitives associated with a bin of a plurality of bins and include one or more secondary operations. The visibility stream indicate if one or more of the primitives associated with the bin will be visible in a finally rendered scene. The GPU may, responsive to determining not to execute the instructions stored in the indirect buffer, execute one or more secondary operations stored in a shadow indirect buffer. The GPU may, responsive to determining to execute the instructions stored in the indirect buffer, execute the instructions for rending the primitives associated with the bin of the plurality of bins and executing the one or more secondary operations stored in the indirect buffer.
摘要翻译： GPU可以基于可见性流来确定是否执行存储在间接缓冲器中的指令。所述指令包括用于呈现与多个箱体的仓相关联的基元的指令，并且包括一个或多个次要操作。可见性流指示与最后呈现的场景中是否可以看到与该仓相关联的一个或多个图元。 GPU可以响应于确定不执行存储在间接缓冲器中的指令，执行存储在阴影间接缓冲器中的一个或多个次要操作。 GPU可以响应于确定执行存储在间接缓冲器中的指令，执行用于重现与多个箱体的仓相关联的图元的指令，并执行存储在间接缓冲器中的一个或多个二次操作。

3. 发明授权

US09280956B2 Graphics memory load mask for graphics processing 有权
标题翻译：用于图形处理的图形存储器加载掩码
公开(公告)号：US09280956B2
公开(公告)日：2016-03-08
申请号：US13688748
申请日：2012-11-29
申请人： QUALCOMM Incorporated
发明人： Avinash Seetharamaiah , Christopher Paul Frascati
IPC分类号： G09G5/393 , G09G5/00 , G06T1/60 , G06T15/00
CPC分类号： G09G5/393 , G06T1/60 , G06T15/005 , G09G5/001
摘要： Systems and methods are described including creating a mask that indicates which pixel groups do not need to be loaded from Graphics Memory (GMEM). The mask indicates a pixel group does not need to be loaded from GMEM. The systems and methods may further include rendering a tile on a screen. This may include loading the GMEM based on the indication from the mask and skipping a load from the GMEM based on the indication from the mask.
摘要翻译：描述了系统和方法，包括创建指示不需要从图形存储器（GMEM）加载哪些像素组的掩码。掩码表示不需要从GMEM加载像素组。系统和方法还可以包括在屏幕上渲染瓦片。这可以包括基于掩码的指示加载GMEM，并基于掩码的指示从GMEM跳过负载。

4. 发明申请

US20140354661A1 CONDITIONAL EXECUTION OF RENDERING COMMANDS BASED ON PER BIN VISIBILITY INFORMATION WITH ADDED INLINE OPERATIONS 有权
标题翻译：基于增加的在线操作的每个可见性信息的渲染命令的条件执行
公开(公告)号：US20140354661A1
公开(公告)日：2014-12-04
申请号：US14059076
申请日：2013-10-21
申请人： QUALCOMM Incorporated
发明人： Murat Balci , Christopher Paul Frascati , Avinash Seetharamaiah
IPC分类号： G06T1/20
CPC分类号： G06T1/20 , G06T15/005
摘要： A GPU may determine, based on a visibility stream, whether to execute instructions stored in an indirect buffer. The instructions include instructions for rendering primitives associated with a bin of a plurality of bins and include one or more secondary operations. The visibility stream indicate if one or more of the primitives associated with the bin will be visible in a finally rendered scene. The GPU may, responsive to determining not to execute the instructions stored in the indirect buffer, execute one or more secondary operations stored in a shadow indirect buffer. The GPU may, responsive to determining to execute the instructions stored in the indirect buffer, execute the instructions for rending the primitives associated with the bin of the plurality of bins and executing the one or more secondary operations stored in the indirect buffer.
摘要翻译： GPU可以基于可见性流来确定是否执行存储在间接缓冲器中的指令。所述指令包括用于呈现与多个箱体的仓相关联的基元的指令，并且包括一个或多个次要操作。可见性流指示与最后呈现的场景中是否可以看到与该仓相关联的一个或多个图元。 GPU可以响应于确定不执行存储在间接缓冲器中的指令，执行存储在阴影间接缓冲器中的一个或多个次要操作。 GPU可以响应于确定执行存储在间接缓冲器中的指令，执行用于重现与多个箱体的仓相关联的图元的指令，并执行存储在间接缓冲器中的一个或多个二次操作。

5. 发明授权

US11074082B2 Fully extensible camera processing pipeline interface 有权
公开(公告)号：US11074082B2
公开(公告)日：2021-07-27
申请号：US16818543
申请日：2020-03-13
申请人： QUALCOMM Incorporated
发明人： Christopher Paul Frascati , Rajakumar Govindaram , Hitendra Mohan Gangani , Murat Balci , Lida Wang , Avinash Seetharamaiah , Mansoor Aftab , Rajdeep Ganguly , Josiah Vivona
IPC分类号： G06F9/38 , G06T1/60 , G06F9/30 , G06T1/20 , G06F9/50 , H04N5/235 , H04N9/79 , H04N21/443 , H04N5/232
摘要： A method for camera processing using a camera application programming interface (API) is described. A processor executing the camera API may be configured to receive instructions that specify a use case for a camera pipeline, the use case defining at least one or more processing engines of a plurality of processing engines for processing image data with the camera pipeline, wherein the plurality of processing engines includes one or more of fixed-function image signal processing nodes internal to a camera processor and one or more processing engines external to the camera processor. The processor may be further configured to route image data to the one or more processing engines specified by the instructions, and return the results of processing the image data with the one or more processing engines to the application.

6. 发明申请

US20200218541A1 FULLY EXTENSIBLE CAMERA PROCESSING PIPELINE INTERFACE 审中-公开
公开(公告)号：US20200218541A1
公开(公告)日：2020-07-09
申请号：US16818543
申请日：2020-03-13
申请人： QUALCOMM Incorporated
发明人： Christopher Paul Frascati , Rajakumar Govindaram , Hitendra Mohan Gangani , Murat Balci , Lida Wang , Avinash Seetharamaiah , Mansoor Aftab , Rajdeep Ganguly , Josiah Vivona
IPC分类号： G06F9/38 , H04N21/443 , H04N5/232 , G06F9/50 , G06T1/20 , G06F9/30 , G06T1/60 , H04N9/79
摘要： A method for camera processing using a camera application programming interface (API) is described. A processor executing the camera API may be configured to receive instructions that specify a use case for a camera pipeline, the use case defining at least one or more processing engines of a plurality of processing engines for processing image data with the camera pipeline, wherein the plurality of processing engines includes one or more of fixed-function image signal processing nodes internal to a camera processor and one or more processing engines external to the camera processor. The processor may be further configured to route image data to the one or more processing engines specified by the instructions, and return the results of processing the image data with the one or more processing engines to the application.

7. 发明申请

US20180040095A1 DYNAMIC COMPRESSED GRAPHICS STATE REFERENCES 审中-公开
公开(公告)号：US20180040095A1
公开(公告)日：2018-02-08
申请号：US15226627
申请日：2016-08-02
申请人： QUALCOMM Incorporated
发明人： Avinash Seetharamaiah , Christopher Paul Frascati , Jonnala Gadda Nagendra Kumar , Andrew Evan Gruber , Colin Christopher Sharp , Eric Demers
IPC分类号： G06T1/20 , G06T1/60
CPC分类号： G06T1/20 , G06T15/005
摘要： This disclosure describes techniques for compressing a graphical state object. In one example, a central processing unit may be configured to receive, for output to the GPU, a set of instructions to render a scene. Responsive to receiving the set of instructions to render the scene, the central processing unit may be further configured to determine whether the set of instructions includes a state object that is registered as corresponding to an identifier. Responsive to determining that the set of instructions includes the state object that is registered as corresponding to the identifier, the central processing unit may be further configured to output, to the GPU, the identifier that is registered as corresponding to the state object.

8. 发明授权

US09165337B2 Command instruction management 有权
标题翻译：命令指令管理
公开(公告)号：US09165337B2
公开(公告)日：2015-10-20
申请号：US14027816
申请日：2013-09-16
申请人： QUALCOMM Incorporated
发明人： Murat Balci , Christopher Paul Frascati , Avinash Seetharamaiah
IPC分类号： G06F13/28 , G06T1/20 , G06F9/38 , G06F9/50 , G06T1/60
CPC分类号： G06T1/20 , G06F9/3881 , G06F9/50 , G06F9/5022 , G06T1/60
摘要： Techniques are described for writing commands to memory units of a chain of memory units of a command buffer. The techniques may write the commands, and if during the writing, it is determined that there is not sufficient space in the chain of memory unit, the techniques may flush previously confirmed commands. If after the writing, the techniques determine that there is not sufficient space in an allocation list for the handles associated with the commands, the techniques may flush previously confirmed commands.
摘要翻译：描述了将命令写入命令缓冲器的存储器单元链的存储器单元的技术。这些技术可以写入命令，并且如果在写入期间确定存储器单元链中没有足够的空间，则这些技术可以刷新先前确认的命令。如果在写入之后，这些技术确定在与命令相关联的句柄的分配列表中没有足够的空间，该技术可以冲洗以前确认的命令。

9. 发明授权

US09836810B2 Optimized multi-pass rendering on tiled base architectures 有权
公开(公告)号：US09836810B2
公开(公告)日：2017-12-05
申请号：US15012467
申请日：2016-02-01
申请人： QUALCOMM Incorporated
发明人： Murat Balci , Christopher Paul Frascati , Avinash Seetharamaiah
IPC分类号： G06T1/20 , G06T15/00
CPC分类号： G06T1/20 , G06T15/005
摘要： The present disclosure provides systems and methods for multi-path rendering on tile based architectures including executing, with a graphics processing unit (GPU), a query pass, executing, with the GPU, a condition true pass based on the query pass without executing a flush operation, executing, with the GPU, a condition false pass based on the query pass without executing a flush operation, and responsive to executing the condition true pass and the condition false pass, executing, with the GPU, a flush operation.

10. 发明授权

US09684950B2 Vision correction through graphics processing 有权
公开(公告)号：US09684950B2
公开(公告)日：2017-06-20
申请号：US14574807
申请日：2014-12-18
申请人： QUALCOMM Incorporated
发明人： Christopher Paul Frascati , Avinash Seetharamaiah , Murat Balci
IPC分类号： G06T3/00 , G06T5/00 , A61B3/02 , G09G5/36
CPC分类号： G06T5/002 , A61B3/02 , A61B3/028 , G06T3/0093 , G06T2207/10004 , G06T2207/20092 , G09G5/36 , G09G2320/0271 , G09G2320/066 , G09G2320/08 , G09G2354/00
摘要： An apparatus configured for graphics processing includes a memory configured to store graphics data, and one or more processors in communication with the memory, the one or more processors configured to output, for display, a plurality of test graphics images, receive input indicative of a perception of a user of the computing device of at least one test graphics image from the plurality of test graphics images, determine at least one parameter modification value and generate a corrected graphics image based at least in part on the at least one parameter modification value.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式