会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor devices
    • 半导体器件
    • US09112015B2
    • 2015-08-18
    • US13921616
    • 2013-06-19
    • Samsung Electronics Co., Ltd.
    • Keum-Seok ParkJung-Ho YooWoo-Bin SongByeong-Chan Lee
    • H01L29/76H01L29/78H01L29/66H01L29/06H01L29/165H01L21/8238
    • H01L29/78H01L21/823814H01L29/0684H01L29/165H01L29/6656H01L29/66636H01L29/7834H01L29/7848
    • In a semiconductor device and a method of manufacturing the same, the semiconductor device includes a gate structure crossing an active region of a silicon substrate. Spacers are provided on both sides of the gate structure, respectively. Silicon patterns fill up recessed portions of the silicon substrate and on both sides of the spacers and has a shape protruding higher than a bottom surface of the gate structure, a lower edge of the protruded portion partially makes contact with a top surface of the isolation region, a first side and a second side of each of the silicon patterns, which are opposite to each other in a channel width direction in the gate structure, are inclined toward an inside of the active region. A highly doped impurity region is provided in the silicon patterns and doped with an N type impurity. The semiconductor device represents superior threshold voltage characteristics.
    • 在半导体器件及其制造方法中,半导体器件包括与硅衬底的有源区交叉的栅极结构。 分别设置在门结构的两侧。 硅图案填充硅衬底的凹陷部分并且在间隔物的两侧上并且具有高于栅极结构的底表面突出的形状,突出部分的下边缘部分地与隔离区域的顶表面接触 ,在栅极结构中的沟道宽度方向上彼此相对的每个硅图案的第一侧和第二侧朝向有源区域的内部倾斜。 在硅图案中提供高掺杂杂质区,并掺杂有N型杂质。 半导体器件表现出优异的阈值电压特性。