专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20190220843A1 MOBILE DEVICE PAYMENT SYSTEM AND METHOD 审中-公开
公开(公告)号：US20190220843A1
公开(公告)日：2019-07-18
申请号：US15874569
申请日：2018-01-18
申请人： Sanjeev Kaithvas , Karthik Venkataraman , Daya Venkatesan , Ashok Babu Mundru , Chen Xu
发明人： Sanjeev Kaithvas , Karthik Venkataraman , Daya Venkatesan , Ashok Babu Mundru , Chen Xu
IPC分类号： G06Q20/32 , G06Q20/02 , G06Q20/38
CPC分类号： G06Q20/3226 , G06Q20/02 , G06Q20/3821 , G06Q30/0226
摘要： A payment system may intelligently monitor text conversations on other applications or a user's email system. Users and participating merchants may enroll credit cards or other payment devices, bank accounts, etc., with the payment system. Once enrolled, a daemon/plugin of the payment system may monitor text applications, emails, or other communication means of the mobile computing device. Using Artificial Intelligence (AI) and Machine Learning algorithms, the payment system may determine payment information from a text or other communication, and initiate and/or complete a payment transaction between the communicating parties. Upon confirmation, the payment system may complete the funds transfer or payment to registered users or merchants in the text communication. The payment system may also integrate with a merchant's loyalty and reward programs and use these loyalty/reward points as forms of payment.

2. 发明授权

US08405747B2 Analog row black level calibration for CMOS image sensor 有权
标题翻译： CMOS图像传感器的模拟行黑电平校准
公开(公告)号：US08405747B2
公开(公告)日：2013-03-26
申请号：US13029905
申请日：2011-02-17
申请人： Yaowu Mo , Chen Xu
发明人： Yaowu Mo , Chen Xu
IPC分类号： H04N9/64 , G03F3/08
CPC分类号： H04N5/361 , H04N5/3658 , H04N5/378
摘要： A CMOS image sensor includes an image pixel array, a dark pixel array, data bit liens, reference bit lines, a driver, comparators, and analog-to-digital converter (“ADC”) circuits. The image pixel array generates analog image signals in response to incident light. The dark pixel array generates analog black reference signals for analog black level calibration of the analog image signals. In one embodiment, the data bit lines each coupled to a different column of image pixels of the image pixel array and the reference bit lines each coupled to a different column of black reference pixels within the dark pixel array. The driver is coupled to the reference bit lines to drive an analog black reference signal. The comparators each couple to one of the data bit lines and each coupled to an output of the driver and offset the analog image signals with the analog black reference signals in an analog domain. The ADC circuits each coupled to an output of a comparator.
摘要翻译： CMOS图像传感器包括图像像素阵列，暗像素阵列，数据位留置，参考位线，驱动器，比较器和模数转换器（ADC）电路。图像像素阵列响应于入射光产生模拟图像信号。暗像素阵列产生用于模拟图像信号的模拟黑电平校准的模拟黑参考信号。在一个实施例中，每个耦合到图像像素阵列的不同列的图像像素的数据位线和每个耦合到暗像素阵列内的不同列的黑色参考像素的参考位线。驱动器耦合到参考位线以驱动模拟黑色参考信号。比较器每个耦合到数据位线中的一个，并且每个耦合到驱动器的输出，并且以模拟域中的模拟黑色参考信号偏移模拟图像信号。 ADC电路各自耦合到比较器的输出端。

3. 发明授权

US08390712B2 Image sensing pixels with feedback loops for imaging systems 有权
标题翻译：具有用于成像系统的反馈回路的图像感测像素
公开(公告)号：US08390712B2
公开(公告)日：2013-03-05
申请号：US12963525
申请日：2010-12-08
申请人： Chen Xu , Yaowu Mo
发明人： Chen Xu , Yaowu Mo
IPC分类号： H04N3/14 , H01L27/00
CPC分类号： H04N5/3745 , H01L27/14609
摘要： An imaging system may include an image sensor array formed from imaging pixels with feedback loops. Each imaging pixel may include an amplifier transistor that is controlled by a voltage on a floating diffusion node and may include a feedback transistor connected between the floating diffusion node and column readout circuitry. The amplifier transistor, together with a current source in the image sensor array, may form a common-source amplifier that inversely amplifies the voltage on the floating diffusion node and provides control signals to the feedback transistor. The common-source amplifier and the feedback transistor may create a feedback loop during image readout operations and during image reset operations that clamps the voltage on the floating diffusion node.
摘要翻译：成像系统可以包括由具有反馈回路的成像像素形成的图像传感器阵列。每个成像像素可以包括由浮动扩散节点上的电压控制的放大器晶体管，并且可以包括连接在浮动扩散节点和列读出电路之间的反馈晶体管。放大器晶体管与图像传感器阵列中的电流源一起可以形成公共源放大器，其反向放大浮动扩散节点上的电压并向反馈晶体管提供控制信号。共源放大器和反馈晶体管可以在图像读出操作期间和在将浮动扩散节点上的电压钳位的图像复位操作期间产生反馈回路。

4. 发明授权

US08349393B2 Silver plating in electronics manufacture 有权
公开(公告)号：US08349393B2
公开(公告)日：2013-01-08
申请号：US10902398
申请日：2004-07-29
申请人： Yung-Herng Yau , Thomas B. Richardson , Joseph A. Abys , Karl F. Wengenroth , Anthony Fiore , Chen Xu , Chonglun Fan , John Fudala
发明人： Yung-Herng Yau , Thomas B. Richardson , Joseph A. Abys , Karl F. Wengenroth , Anthony Fiore , Chen Xu , Chonglun Fan , John Fudala
IPC分类号： B05D5/00
CPC分类号： H05K1/09 , C09D1/00 , C23C18/16 , C23C18/1614 , C23C18/1616 , C23C18/1633 , C23C18/1683 , C23C18/1687 , C23C18/42 , C23C18/44 , C23C18/54 , C23C22/06 , C23C22/58 , C25D3/46 , C25D3/56 , C25D3/64 , H05K3/244 , H05K3/422 , H05K2203/0257 , H05K2203/073 , Y10S205/916
摘要： Compositions and methods for silver plating onto metal surfaces such as PWBs in electronics manufacture to produce a silver plating which is greater than 80 atomic % silver, tarnish resistant, and has good solderability.

5. 发明申请

US20120304136A1 Clock Tree Planning for an ASIC 有权
标题翻译：时钟树规划ASIC
公开(公告)号：US20120304136A1
公开(公告)日：2012-11-29
申请号：US13478272
申请日：2012-05-23
申请人： Liang Ge , Suoming Pu , Chen Xu , Bo Yu
发明人： Liang Ge , Suoming Pu , Chen Xu , Bo Yu
IPC分类号： G06F17/50
CPC分类号： G06F17/5068 , G06F2217/62
摘要： The present invention discloses a method and system for clock tree planning for an ASIC, the method comprising: determining a netlist and a timing constraint file of the ASIC; creating a sequential device undirected graph for sequential devices in the netlist according to connection relationships of the sequential devices in the netlist and timing constraint relationships of the sequential devices in the timing constraint file; grouping the sequential devices in the netlist according to the sequential device undirected graph, such that the sequential devices in one group do not have a timing constraint relationship with the sequential devices in another group. The ASIC design method improved by using this method will reduce the design cycle from weeks to days, and enable designer to quickly plan the clock tree, thus reducing the design time and improving the design efficiency.
摘要翻译：本发明公开了一种用于ASIC的时钟树规划方法和系统，所述方法包括：确定所述ASIC的网表和定时约束文件; 根据网表中的顺序设备的连接关系和时序约束文件中的顺序设备的时序约束关系，为网表中的顺序设备创建顺序设备无向图; 根据顺序设备无向图对网表中的顺序设备进行分组，使得一组中的顺序设备不具有与另一组中的顺序设备的时序约束关系。通过使用这种方法改进的ASIC设计方法可以将设计周期从几周缩短到几天，使设计人员能够快速规划时钟树，从而缩短设计时间，提高设计效率。

6. 发明申请

US20120285834A1 COMPOSITE COATINGS FOR WHISKER REDUCTION 有权
标题翻译：复合涂料减少
公开(公告)号：US20120285834A1
公开(公告)日：2012-11-15
申请号：US13556522
申请日：2012-07-24
申请人： Joseph A. Abys , Jingye Li , Edward J. Kudrak, JR. , Chen Xu
发明人： Joseph A. Abys , Jingye Li , Edward J. Kudrak, JR. , Chen Xu
IPC分类号： C25D15/00
CPC分类号： C25D15/02 , C25D3/30 , H01R13/03
摘要： There is provided a method and composition for applying a wear resistant composite coating onto a metal surface of an electrical component. The method comprises contacting the metal surface with an electrolytic plating composition comprising (a) a source of tin ions and (b) non-metallic particles, and applying an external source of electrons to the electrolytic plating composition to thereby electrolytically deposit the composite coating onto the metal surface, wherein the composite coating comprises tin metal and the non-metallic particles.
摘要翻译：提供了一种将耐磨复合涂层施加到电气部件的金属表面上的方法和组合物。该方法包括使金属表面与包含（a）锡离子源和（b）非金属颗粒的电解电镀组合物接触，并将外部电子源施加到电解镀覆组合物，从而将复合涂层电解沉积到金属表面，其中复合涂层包括锡金属和非金属颗粒。

7. 发明申请

US20120212657A1 ANALOG ROW BLACK LEVEL CALIBRATION FOR CMOS IMAGE SENSOR 有权
标题翻译： CMOS图像传感器的模拟黑色水平校准
公开(公告)号：US20120212657A1
公开(公告)日：2012-08-23
申请号：US13029905
申请日：2011-02-17
申请人： Yaowu Mo , Chen Xu
发明人： Yaowu Mo , Chen Xu
IPC分类号： H04N5/335
CPC分类号： H04N5/361 , H04N5/3658 , H04N5/378
摘要： A CMOS image sensor includes an image pixel array, a dark pixel array, data bit liens, reference bit lines, a driver, comparators, and analog-to-digital converter (“ADC”) circuits. The image pixel array generates analog image signals in response to incident light. The dark pixel array generates analog black reference signals for analog black level calibration of the analog image signals. In one embodiment, the data bit lines each coupled to a different column of image pixels of the image pixel array and the reference bit lines each coupled to a different column of black reference pixels within the dark pixel array. The driver is coupled to the reference bit lines to drive an analog black reference signal. The comparators each couple to one of the data bit lines and each coupled to an output of the driver and offset the analog image signals with the analog black reference signals in an analog domain. The ADC circuits each coupled to an output of a comparator.
摘要翻译： CMOS图像传感器包括图像像素阵列，暗像素阵列，数据位留置，参考位线，驱动器，比较器和模数转换器（“ADC”）电路。图像像素阵列响应于入射光产生模拟图像信号。暗像素阵列产生用于模拟图像信号的模拟黑电平校准的模拟黑参考信号。在一个实施例中，每个耦合到图像像素阵列的不同列的图像像素的数据位线和每个耦合到暗像素阵列内的不同列的黑色参考像素的参考位线。驱动器耦合到参考位线以驱动模拟黑色参考信号。比较器每个耦合到数据位线中的一个，并且每个耦合到驱动器的输出，并且以模拟域中的模拟黑色参考信号偏移模拟图像信号。 ADC电路各自耦合到比较器的输出端。

8. 发明授权

US08077227B2 Method and apparatus providing analog row noise correction and hot pixel filtering 有权
标题翻译：提供模拟行噪声校正和热像素滤波的方法和装置
公开(公告)号：US08077227B2
公开(公告)日：2011-12-13
申请号：US12114354
申请日：2008-05-02
申请人： Yaowu Mo , Chen Xu
发明人： Yaowu Mo , Chen Xu
IPC分类号： H04N9/64 , H04N5/217
CPC分类号： H04N5/37457 , H04N5/3559 , H04N5/361 , H04N5/367
摘要： An imaging device and method for operating the device. The imaging device comprises a pixel array that comprises a plurality of imaging pixels and dark reference pixels arranged in columns and rows. The dark reference pixels produce a noise signal that is subtracted from a pixel signal produced by the imaging pixels to correct row noise. In addition, the imaging device may comprise a hot pixel filtering circuit that blocks the output from hot pixels.
摘要翻译：一种用于操作该装置的成像装置和方法。成像装置包括像素阵列，其包括以列和行排列的多个成像像素和暗参考像素。暗参考像素产生从由成像像素产生的像素信号中减去的噪声信号，以校正行噪声。此外，成像装置可以包括阻止热像素的输出的热像素滤波电路。

9. 发明申请

US20110215068A1 ELECTROLESS PLATING PRODUCTION OF NICKEL AND COBALT STRUCTURES 审中-公开
标题翻译：镍和镍钴结构的电镀生产
公开(公告)号：US20110215068A1
公开(公告)日：2011-09-08
申请号：US13105460
申请日：2011-05-11
申请人： Flavio Pardo , Maria E. Simon , Brijesh Vyas , Chen Xu
发明人： Flavio Pardo , Maria E. Simon , Brijesh Vyas , Chen Xu
IPC分类号： C23F1/02 , H05K13/00
CPC分类号： C23C18/32 , C23C18/1605 , C23C18/165 , C23C18/1651 , C23C18/1689 , C23C18/34 , C23C18/36
摘要： A method comprising forming a structural element 115 on a surface 620 of a layer 510 via an electroless plating of nickel or cobalt 130 onto the surface, the layer being rigidly fixed to an underlying substrate 110. The method also comprises etching away a portion of the layer such that a part of the structural element is able to move with respect to the substrate.
摘要翻译：一种方法包括在层510的表面620上经由镍或钴130的无电镀层在表面上形成结构元件115，所述层刚性地固定到下面的基底110上。该方法还包括蚀刻掉部分使得结构元件的一部分能够相对于基板移动。

10. 发明授权

US07875840B2 Imager device with anti-fuse pixels and recessed color filter array 有权
标题翻译：具有反熔丝像素和凹陷式滤色器阵列的成像仪器件
公开(公告)号：US07875840B2
公开(公告)日：2011-01-25
申请号：US11600206
申请日：2006-11-16
申请人： Jutao Jiang , Chen Xu
发明人： Jutao Jiang , Chen Xu
IPC分类号： H01L27/00
CPC分类号： H04N5/335 , H01L27/14621 , H01L27/14627 , H01L27/14685 , H04N9/045
摘要： An imager device having a recessed color filter array formed in a trench of a material layer above a pixel array. Light-sensitive pixels are formed in the center area of the array, while non-light-sensitive pixels are formed in a buffer region adjacent the light-sensitive pixels and beneath an area of the color filter array having a non-uniform thickness. The non-light-sensitive pixels may be anti-fuse pixels functioning as individual, programmable memory cells, thereby providing in-pixel memory for the imager device.
摘要翻译：一种具有形成在像素阵列上方的材料层的沟槽中的凹陷式滤色器阵列的成像器件。感光像素形成在阵列的中心区域中，而非感光像素形成在与感光像素相邻的缓冲区域中并且在具有不均匀厚度的滤色器阵列的区域之下。非感光像素可以是用作单独的可编程存储器单元的反熔丝像素，从而为成像器装置提供像素内存。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式