会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Method for inhibiting the electric crosstalk of back illuminated CMOS image sensor
    • 抑制背照式CMOS图像传感器的电串扰的方法
    • US09123619B2
    • 2015-09-01
    • US14098017
    • 2013-12-05
    • SHANGHAI HUALI MICROELECTRONICS CORPORATION
    • Zhi TianQiuMin Jin
    • H01L21/00H01L27/146
    • H01L27/14689H01L27/14609
    • The present invention discloses a method for inhibiting the electric crosstalk of back illuminated CMOS image sensor. This invention comprises, two ion implanting layers are implanted at the different area of the backside of the pixel unit after the thickness of the backside of CMOS image sensor is reduced. The ion concentrations implanted into the two layers are controlled to decrease progressively from top to bottom. An electric field is formed from top to bottom inside the epitaxial layer. The said electric field absorbs the incident light which arrives at the substrate region outside of the space charge of the photodiode. It reduces the electron diffuses in different pixels. Consequently, it reduces the electric crosstalk of pixels, improves the manufacture process and improve the image quality of the of CMOS image sensor.
    • 本发明公开了一种抑制背照式CMOS图像传感器的电串扰的方法。 本发明包括:在CMOS图像传感器的背面的厚度减小之后,将两个离子注入层注入到像素单元的背面的不同区域。 控制注入两层的离子浓度从上到下逐渐降低。 在外延层内部从上到下形成电场。 所述电场吸收到达光电二极管的空间电荷之外的衬底区域的入射光。 它可以减少不同像素的电子扩散。 因此,它减少了像素的电串扰,改善了CMOS图像传感器的制造工艺和图像质量。
    • 7. 发明授权
    • Method and structure to improve the erasing speed operation of SONOS memory device having a graded silicon nitride layer
    • 具有梯度氮化硅层的SONOS存储器件的擦除速度操作的方法和结构
    • US08659071B2
    • 2014-02-25
    • US13721078
    • 2012-12-20
    • Shanghai Huali Microelectronics Corporation
    • Zhi Tian
    • H01L29/66
    • H01L29/792H01L21/28282H01L29/513H01L29/518
    • The invention provides a SONOS structure, a manufacturing method thereof and a semiconductor device with the SONOS structure. The SONOS structure comprises: a first tunneling oxide layer formed on a substrate, a charge storage silicon nitride layer, a second silicon oxide layer, a thin graded silicon nitride layer having graded Si/N content formed on the second silicon oxide layer, a third silicon oxide layer formed on the thin graded silicon nitride layer, and a polysilicon control gate. The Si/N content ratio of the silicon nitride of the thin graded silicon nitride layer increases gradually, wherein the silicon nitride of the graded silicon nitride layer closer to the second silicon oxide layer contains higher nitride content, and the silicon nitride of the graded silicon nitride layer closer to the third silicon oxide layer contains higher silicon content.
    • 本发明提供了SONOS结构,其制造方法和具有SONOS结构的半导体器件。 SONOS结构包括:形成在衬底上的第一隧道氧化物层,电荷存储氮化硅层,第二氧化硅层,在第二氧化硅层上形成的具有分级的Si / N含量的薄梯度氮化硅层, 形成在薄梯度氮化硅层上的氧化硅层和多晶硅控制栅极。 薄梯度氮化硅层的氮化硅的Si / N含量比逐渐增加,其中更靠近第二氧化硅层的梯度氮化硅层的氮化硅含有较高的氮化物含量,并且分级硅的氮化硅 更靠近第三氧化硅层的氮化物层含有较高的硅含量。