专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20100218055A1 Implementing Enhanced Array Access Time Tracking With Logic Built in Self Test of Dynamic Memory and Random Logic 有权
标题翻译：实现增强的阵列访问时间跟踪逻辑内置动态内存和随机逻辑的自检
公开(公告)号：US20100218055A1
公开(公告)日：2010-08-26
申请号：US12393156
申请日：2009-02-26
申请人： Todd Alan Christensen , Peter Thomas Freiburger , Jesse Daniel Smith
发明人： Todd Alan Christensen , Peter Thomas Freiburger , Jesse Daniel Smith
IPC分类号： G06F11/00
CPC分类号： G11C29/14 , G11C29/50012
摘要： A method and circuit for implementing substantially perfect array access time tracking with Logic Built In Self Test (LBIST) diagnostics of dynamic memory array and random logic, and a design structure on which the subject circuit resides are provided. The dynamic memory array is initialized to a state for the longest read time for each bit and the dynamic memory array is forced into a read only mode. During LBIST diagnostics with the array in the read only mode, the array outputs are combined with the data inputs to provide random switching data on the array outputs to the random logic.
摘要翻译：用于通过动态存储器阵列和随机逻辑的逻辑内置自检（LBIST）诊断以及提供主题电路所在的设计结构来实现基本上完美的阵列访问时间跟踪的方法和电路。动态存储器阵列被初始化为每个位最长读取时间的状态，并且动态存储器阵列被强制进入只读模式。在采用只读模式的阵列LBIST诊断期间，阵列输出与数据输入相结合，为阵列输出提供随机逻辑的随机数据。

2. 发明授权

US07925950B2 Implementing enhanced array access time tracking with logic built in self test of dynamic memory and random logic 有权
标题翻译：实现增强的阵列访问时间跟踪，内置动态内存和随机逻辑的自检逻辑
公开(公告)号：US07925950B2
公开(公告)日：2011-04-12
申请号：US12393156
申请日：2009-02-26
申请人： Todd Alan Christensen , Peter Thomas Freiburger , Jesse Daniel Smith
发明人： Todd Alan Christensen , Peter Thomas Freiburger , Jesse Daniel Smith
IPC分类号： G01R31/28
CPC分类号： G11C29/14 , G11C29/50012
摘要： A method and circuit for implementing substantially perfect array access time tracking with Logic Built In Self Test (LBIST) diagnostics of dynamic memory array and random logic, and a design structure on which the subject circuit resides are provided. The dynamic memory array is initialized to a state for the longest read time for each bit and the dynamic memory array is forced into a read only mode. During LBIST diagnostics with the array in the read only mode, the array outputs are combined with the data inputs to provide random switching data on the array outputs to the random logic.
摘要翻译：用于通过动态存储器阵列和随机逻辑的逻辑内置自检（LBIST）诊断以及提供主题电路所在的设计结构来实现基本上完美的阵列访问时间跟踪的方法和电路。动态存储器阵列被初始化为每个位最长读取时间的状态，并且动态存储器阵列被强制进入只读模式。在采用只读模式的阵列LBIST诊断期间，阵列输出与数据输入相结合，为阵列输出提供随机逻辑的随机数据。

3. 发明授权

US07724586B2 Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability with minimized area usage 失效
标题翻译：实现对多米诺骨牌SRAM的局部评估，具有增强的SRAM单元稳定性，同时最小化区域使用率
公开(公告)号：US07724586B2
公开(公告)日：2010-05-25
申请号：US12195151
申请日：2008-08-20
申请人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Daniel Mark Nelson
发明人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Daniel Mark Nelson
IPC分类号： G11C7/06 , G06F17/50
CPC分类号： G11C11/413
摘要： A method and circuit for implementing domino static random access memory (SRAM) local evaluation with enhanced SRAM cell stability, and a design structure on which the subject circuit resides are provided. A SRAM local evaluation circuit enabling a read and write operations of an associated SRAM cell group includes true and complement bitlines, true and complement write data propagation inputs, a precharge signal, and a precharge write signal. A respective precharge device is connected between a voltage supply VDD and the true bitline and the complement bitline. A first passgate device is connected between the complement bitline and the true write data propagation input. A second passgate device is connected between the true bitline and the complement write data propagation input. The precharge write signal disables the passgate devices during a read operation. During write operations, the precharge write signal enables the passgate devices.
摘要翻译：一种用于实现具有增强的SRAM单元稳定性的多米诺骨牌静态随机存取存储器（SRAM）局部评估的方法和电路，以及提供主题电路所在的设计结构。实现相关SRAM单元组的读和写操作的SRAM本地评估电路包括真和补补位线，真和补写写数据传播输入，预充电信号和预充电写信号。相应的预充电装置连接在电压源VDD与真位线和补码位线之间。第一传递门装置连接在补码位线和真实写入数据传播输入端之间。第二个通路装置连接在真位线和补码写入数据传播输入之间。在读取操作期间，预充电写信号禁用通路器件。在写入操作期间，预充电写入信号使能通路装置。

4. 发明授权

US06901003B2 Lower power and reduced device split local and continuous bitline for domino read SRAMs 有权
标题翻译：降低功耗和减少器件分割本地和连续位线用于多米诺式读取SRAM
公开(公告)号：US06901003B2
公开(公告)日：2005-05-31
申请号：US10616847
申请日：2003-07-10
申请人： Chad Allen Adams , Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger
发明人： Chad Allen Adams , Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger
IPC分类号： G11C7/18 , G11C11/419 , G11C11/00
CPC分类号： G11C7/18 , G11C11/419
摘要： A method, an apparatus, and a computer program are provided to reading indicia from an SRAM cell. A low value is generated on a write true line. A high value is generated on a continuous bit_line. The true node of the SRAM cell is evaluated through use of a floating voltage coupled to the true node of the SRAM cell. If the floating voltage stays substantially constant, the value read from the SRAM cell is a high. If the floating voltage is drained to ground, the value read from the SRAM cell is a low.
摘要翻译：提供了一种方法，装置和计算机程序来从SRAM单元读取标记。在写真线上生成一个低值。在连续的位线上生成高值。通过使用耦合到SRAM单元的真实节点的浮动电压来评估SRAM单元的真实节点。如果浮置电压保持大致恒定，则从SRAM单元读取的值为高。如果浮置电压耗尽地，则从SRAM单元读取的值为低电平。

5. 发明授权

US06657886B1 Split local and continuous bitline for fast domino read SRAM 有权
标题翻译：分割本地和连续的位线快速多米诺骨牌SRAM
公开(公告)号：US06657886B1
公开(公告)日：2003-12-02
申请号：US10140549
申请日：2002-05-07
申请人： Chad Allen Adams , Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger
发明人： Chad Allen Adams , Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger
IPC分类号： G11C1140
CPC分类号： G11C11/419
摘要： A high performance domino static random access memory (SRAM) is provided. The domino SRAM includes a plurality of local cell groups. Each of the plurality of local cell groups includes a plurality of SRAM cells and a local true bitline coupled to each of the plurality of SRAM cells of each local cell group. A continuous complement bitline is coupled to each of the plurality of local cell groups and is coupled to each of the plurality of SRAM cells of each local cell group. For a write to the SRAM cell complement node, only driving the continuous complement bitline is required. The domino SRAM reduces the number of required wires and required transistors as compared to prior art domino SRAM and thus the area needed and power consumption are reduced for the domino SRAM.
摘要翻译：提供了高性能的多米诺骨牌静态随机存取存储器（SRAM）。多米诺SRAM包括多个本地小区组。多个本地单元组中的每一个包括耦合到每个本地单元组的多个SRAM单元中的每一个的多个SRAM单元和本地真位线。连续的补码位线耦合到多个局部单元组中的每一个，并耦合到每个本地单元组的多个SRAM单元中的每一个。要写入SRAM单元补码节点，只需要驱动连续的补码位线。与现有技术的多米诺骨牌SRAM相比，多米诺骨牌SRAM减少了所需的电线和所需的晶体管数量，因此为多米诺骨牌SRAM降低了所需的面积和功耗。

6. 发明授权

US07835176B2 Implementing enhanced dual mode SRAM performance screen ring oscillator 有权
标题翻译：实现增强型双模SRAM性能屏环振荡器
公开(公告)号：US07835176B2
公开(公告)日：2010-11-16
申请号：US12360230
申请日：2009-01-27
申请人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Travis Reynold Hebig
发明人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Travis Reynold Hebig
IPC分类号： G11C11/00
CPC分类号： G11C11/417 , G11C7/1045 , G11C8/18 , G11C11/412 , G11C11/413
摘要： A method and circuit for implementing an enhanced dual-mode static random access memory (SRAM) performance screen ring oscillator (PSRO), and a design structure on which the subject circuit resides are provided. The dual-mode SRAM PSRO includes a plurality of SRAM base blocks connected together in a chain. Each of the plurality of SRAM base blocks includes an eight-transistor (8T) SRAM cell, a local evaluation circuit and a logic function coupled to the SRAM cell. The eight-transistor (8T) static random access memory (SRAM) cell is an unmodified 8T SRAM cell. The dual-mode SRAM PSRO includes one mode of operation, where the output frequency is determined by write-through performance of the 8T SRAM cell; and another mode of operation, where the output frequency is determined by read performance of the 8T SRAM cell.
摘要翻译：一种用于实现增强型双模式静态随机存取存储器（SRAM）性能屏幕环形振荡器（PSRO）的方法和电路，以及设置有被摄体电路的设计结构。双模SRAM PSRO包括连接在一起的多个SRAM基块。多个SRAM基块中的每一个包括八晶体管（8T）SRAM单元，局部评估电路和耦合到SRAM单元的逻辑功能。八晶体管（8T）静态随机存取存储器（SRAM）单元是未修改的8T SRAM单元。双模SRAM PSRO包括一种工作模式，其中输出频率由8T SRAM单元的直写性能决定; 和另一种操作模式，其中输出频率由8T SRAM单元的读取性能决定。

7. 发明授权

US07015600B2 Pulse generator circuit and semiconductor device including same 失效
标题翻译：脉冲发生器电路和包括它的半导体器件
公开(公告)号：US07015600B2
公开(公告)日：2006-03-21
申请号：US10268287
申请日：2002-10-10
申请人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger
发明人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger
IPC分类号： H03K3/00 , H03K3/64 , G06F1/12
CPC分类号： H03K5/06 , H03K5/133
摘要： A pulse generator circuit is disclosed including a delay element coupled to a logic circuit. The delay element receives a clock signal CLK and a signal X and produces a signal XN dependent upon the clock signal CLK and the signal X. The logic circuit receives the clock signal CLK and the signal XN and produces a signal ACLK such that ACLK=CLK·XN′. The signal ACLK may include a series of positive pulses. The delay element may be, for example, one of multiple delay elements coupled in series, and signal X may be an output of a preceding one of the delay elements. A semiconductor device is described including the above pulse generator circuit and a self-resetting logic circuit. The self-resetting logic circuit receives the signal ACLK and one or more input signals and performs a logic operation using the one or more input signals during the positive pulses. The semiconductor device may include, for example, a random access memory (RAM) device, and the self-resetting logic circuit may form a part of a decoder circuit of the RAM device.
摘要翻译：公开了一种脉冲发生器电路，其包括耦合到逻辑电路的延迟元件。延迟元件接收时钟信号CLK和信号X，并产生取决于时钟信号CLK和信号X的信号XN。逻辑电路接收时钟信号CLK和信号XN，并产生信号ACLK，使得ACLK = CLK .XN'。信号ACLK可以包括一系列正脉冲。延迟元件可以是例如串联耦合的多个延迟元件中的一个，并且信号X可以是先前的一个延迟元件的输出。描述了包括上述脉冲发生器电路和自复位逻辑电路的半导体器件。自复位逻辑电路接收信号ACLK和一个或多个输入信号，并在正脉冲期间使用一个或多个输入信号执行逻辑运算。半导体器件可以包括例如随机存取存储器（RAM）器件，并且自复位逻辑电路可以形成RAM器件的解码器电路的一部分。

8. 发明授权

US07684263B2 Method and circuit for implementing enhanced SRAM write and read performance ring oscillator 失效
标题翻译：实现增强型SRAM写和读性能环形振荡器的方法和电路
公开(公告)号：US07684263B2
公开(公告)日：2010-03-23
申请号：US12015806
申请日：2008-01-17
申请人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Travis Reynold Hebig
发明人： Chad Allen Adams , Todd Alan Christensen , Peter Thomas Freiburger , Travis Reynold Hebig
IPC分类号： G11C7/00
CPC分类号： G11C11/413
摘要： A method and circuit for implementing an enhanced static random access memory (SRAM) read and write performance ring oscillator, and a design structure on which the subject circuit resides are provided. A plurality of SRAM base blocks is connected together in a chain. Each of the plurality of SRAM base blocks includes a SRAM cell, such as an eight-transistor (8T) static random access memory (SRAM) cell, and a local evaluation block coupled to the SRAM cell. The SRAM cell includes independent left wordline input and right wordline input. The SRAM cell includes a read wordline connected high, and a true and complement write bitline pair connected low. In the local evaluation circuit, one input of a NAND gate receiving the read bitline input is connected high. A control signal is combined with an inverted feedback signal to start and stop the ring oscillator.
摘要翻译：一种用于实现增强型静态随机存取存储器（SRAM）读写性能环形振荡器的方法和电路，以及设置有被摄体电路所在的设计结构。多个SRAM基块在链中连接在一起。多个SRAM基块中的每一个包括诸如八晶体管（8T）静态随机存取存储器（SRAM）单元的SRAM单元，以及耦合到SRAM单元的局部评估块。 SRAM单元包括独立的左字线输入和右字线输入。 SRAM单元包括一个连接到高电平的读字字线和一个连接低电平的真写补码写位线对。在本地评估电路中，接收读取位线输入的NAND门的一个输入被连接得很高。控制信号与反相反馈信号相结合，以启动和停止环形振荡器。

9. 发明授权

US06538522B1 Method and ring oscillator for evaluating dynamic circuits 有权
标题翻译：用于评估动态电路的方法和环形振荡器
公开(公告)号：US06538522B1
公开(公告)日：2003-03-25
申请号：US09977423
申请日：2001-10-15
申请人： Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger , David Michael Friend , Nghia Van Phan
发明人： Anthony Gus Aipperspach , Todd Alan Christensen , Peter Thomas Freiburger , David Michael Friend , Nghia Van Phan
IPC分类号： H03B2700
CPC分类号： H03K3/0315
摘要： Measurement methods and a ring oscillator circuit are provided for evaluating dynamic circuits. The ring oscillator circuit includes a one-shot pulse generator receiving a single transition input signal and producing a pulse output signal having a rising transition and falling transition. The dynamic circuit to be evaluated is coupled to an output of the one-shot pulse generator receiving the pulse output signal of the one-shot pulse generator and producing a delayed output pulse at an output. A divide-by-two circuit is coupled to the output of the dynamic circuit to be evaluated. An output signal of the divide-by-two circuit is fed back to the one-shot pulse generator, and the cycle is repeated, thus oscillating. A multiplexer is connected between output of the dynamic circuit to be evaluated and the divide-by-two circuit. The multiplexer receives the pulse output of the one-shot pulse generator and includes a select input for selecting the output of the dynamic circuit to be evaluated or the pulse output of the one-shot pulse generator. By inserting the evaluation circuit into a path that can be multiplexed in and out of the oscillator path, and by measuring the difference between the frequency with and without the evaluation circuit in the path, the performance of the evaluation circuit can be accurately determined.
摘要翻译：提供测量方法和环形振荡器电路用于评估动态电路。环形振荡器电路包括接收单个转换输入信号的单触发脉冲发生器，并产生具有上升的转换和下降转换的脉冲输出信号。要评估的动态电路耦合到接收单触发脉冲发生器的脉冲输出信号的单触发脉冲发生器的输出，并在输出端产生延迟的输出脉冲。二分之一电路耦合到待评估的动态电路的输出。二分之一电路的输出信号反馈给单触发脉冲发生器，重复循环，从而振荡。多路复用器连接在待评估的动态电路的输出端与分频电路之间。复用器接收单触发脉冲发生器的脉冲输出，并且包括用于选择要评估的动态电路的输出或单触发脉冲发生器的脉冲输出的选择输入。通过将评估电路插入到可以复用在振荡器路径中的路径之外，并且通过测量路径中具有和不具有评估电路的频率之间的差异，可以准确地确定评估电路的性能。

10. 发明申请

US20060087873A1 METHOD AND SUM ADDRESSED CELL ENCODER FOR ENHANCED COMPARE AND SEARCH TIMING FOR CAM COMPARE 有权
标题翻译：用于CAM比较的增强比较和搜索时序的方法和寻址小区编码器
公开(公告)号：US20060087873A1
公开(公告)日：2006-04-27
申请号：US10970522
申请日：2004-10-21
申请人： Chad Allen Adams , Derick Gardner Behrends , Todd Alan Christensen , Peter Thomas Freiburger , Ryan Charles Kivimagi
发明人： Chad Allen Adams , Derick Gardner Behrends , Todd Alan Christensen , Peter Thomas Freiburger , Ryan Charles Kivimagi
IPC分类号： G11C15/00
CPC分类号： G11C15/00
摘要： A method and a sum addressed content-addressable memory (CAM) compare are provided for implementing an enhanced sum address compare function. True and compliment bit signals applied to the CAM compare are encoded by combining respective ones of the applied true and compliment bit signals. Then the encoded true and compliment bit signals are applied to a critical path dynamic compare circuit. An encoder apparatus encodes true and compliment bit signals that then are applied to the dynamic compare circuit in the critical path.
摘要翻译：提供了一种方法和和寻址内容寻址存储器（CAM）比较，用于实现增强的和地址比较功能。应用于CAM比较的真实和补码比特信号通过组合所应用的真实和补码比特信号中的相应的一些来进行编码。然后将编码的真实和补码位信号应用于关键路径动态比较电路。编码器装置对真实和补码比特信号进行编码，然后将其应用于关键路径中的动态比较电路。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式