会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Systems and methods for semiconductor chip surface topography metrology
    • US11243067B2
    • 2022-02-08
    • US16910691
    • 2020-06-24
    • YANGTZE MEMORY TECHNOLOGIES CO., LTD.
    • Sicong WangXiaoye DingYi Zhou
    • G01B9/02
    • Embodiments of systems and methods for measuring a surface topography of a semiconductor chip are disclosed. In an example, a method for measuring a surface topography of a semiconductor chip is disclosed. A plurality of interference signals each corresponding to a respective one of a plurality of positions on a surface of the semiconductor chip are received by at least one processor. The plurality of interference signals are transformed by the at least one processor into a plurality of spectrum signals each corresponding to the respective one of the positions on the surface of the semiconductor chip. The spectrum signals are classified by the at least one processor into a plurality of categories using a model. Each of the categories corresponds to a region having a same material on the surface of the semiconductor chip. A surface height offset between a surface baseline and at least one of the categories is determined by the at least one processor based, at least in part, on a calibration signal associated with the region corresponding to the at least one of the categories. The surface topography of the semiconductor chip is characterized by the at least one processor based, at least in part, on the surface height offset and the interference signals.
    • 7. 发明申请
    • SYSTEMS AND METHODS FOR SEMICONDUCTOR CHIP SURFACE TOPOGRAPHY METROLOGY
    • US20210262779A1
    • 2021-08-26
    • US16910691
    • 2020-06-24
    • YANGTZE MEMORY TECHNOLOGIES CO., LTD.
    • Sicong WangXiaoye DingYi Zhou
    • G01B9/02
    • Embodiments of systems and methods for measuring a surface topography of a semiconductor chip are disclosed. In an example, a method for measuring a surface topography of a semiconductor chip is disclosed. A plurality of interference signals each corresponding to a respective one of a plurality of positions on a surface of the semiconductor chip are received by at least one processor. The plurality of interference signals are transformed by the at least one processor into a plurality of spectrum signals each corresponding to the respective one of the positions on the surface of the semiconductor chip. The spectrum signals are classified by the at least one processor into a plurality of categories using a model. Each of the categories corresponds to a region having a same material on the surface of the semiconductor chip. A surface height offset between a surface baseline and at least one of the categories is determined by the at least one processor based, at least in part, on a calibration signal associated with the region corresponding to the at least one of the categories. The surface topography of the semiconductor chip is characterized by the at least one processor based, at least in part, on the surface height offset and the interference signals.