专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140307562A1 PACKET LOSS COUNTER 审中-公开
标题翻译：分组丢失计数器
公开(公告)号：US20140307562A1
公开(公告)日：2014-10-16
申请号：US13860551
申请日：2013-04-11
申请人： IPLIGHT LTD.
发明人： Leon Bruckman
IPC分类号： H04L12/26
CPC分类号： H04L43/0835 , H04L43/10
摘要： A method for communication includes generating in a transmitter a sequence of data packets for transmission to a receiver. Control packets are inserted into the sequence in the transmitter, such that a given control packet is indicative of a count of the data packets that are transmitted in a time interval that ends with a previous control packet that precedes the given control packet. The sequence, including the data packets and the inserted control packets, is transmitted to the receiver.
摘要翻译：一种用于通信的方法包括在发射机中生成用于传输到接收机的数据分组序列。控制分组被插入到发射机中的序列中，使得给定的控制分组指示以在给定控制分组之前的先前控制分组结束的时间间隔中发送的数据分组的计数。包括数据包和插入的控制包的序列被发送到接收器。

2. 发明授权

US07948975B2 Transparent switching fabric for multi-gigabit transport 有权
标题翻译：透明交换矩阵用于多吉比特传输
公开(公告)号：US07948975B2
公开(公告)日：2011-05-24
申请号：US12395720
申请日：2009-03-02
申请人： Ruben Gabriel Markus , Israel Vitelson , Joseph Moshe
发明人： Ruben Gabriel Markus , Israel Vitelson , Joseph Moshe
IPC分类号： H04L12/50 , H04Q11/00
CPC分类号： H04J3/1652 , H04L49/1523
摘要： A communication apparatus includes at least one input port, multiple output ports, at least one Serial-to-Parallel (S/P) converter and at least one Parallel-to-Serial (P/S) converter. The S/P converter is operative to receive from the input port an input data stream that is to be cross-connected to a destination output port, and to separate the input data stream into multiple sub-streams. Each of the switching planes includes at least one input for receiving a respective sub-stream from the S/P converter; multiple outputs, each output associated with a respective one of the output ports; and switching circuitry, which is configured to switch the respective sub-stream to the output that is associated with the destination output port. The P/S converter is coupled to the outputs of the switching planes so as to combine the multiple sub-streams switched by the switching circuitry into a combined output data stream at the destination output port.
摘要翻译：通信装置包括至少一个输入端口，多个输出端口，至少一个串行到并行（S / P）转换器和至少一个并行到串行（P / S）转换器。 S / P转换器可操作以从输入端口接收将被交叉连接到目的地输出端口的输入数据流，并将输入数据流分离成多个子流。每个切换平面包括用于从S / P转换器接收相应子流的至少一个输入; 多个输出，每个输出与相应的输出端口相关联; 以及切换电路，其被配置为将相应子流切换到与目的地输出端口相关联的输出。 P / S转换器耦合到开关平面的输出，以便将由开关电路切换的多个子流组合成目的地输出端口的组合输出数据流。

3. 发明授权

US09647759B2 Efficient mapping of CPRI signals for sending over optical networks 有权
公开(公告)号：US09647759B2
公开(公告)日：2017-05-09
申请号：US14569857
申请日：2014-12-15
申请人： IPLight Ltd.
发明人： Leon Bruckman
IPC分类号： H04B10/2575 , H04L7/00 , H04J3/16
CPC分类号： H04B10/25753 , H04J3/1652 , H04L7/0075
摘要： A method for communication includes receiving in a first communication interface input frames, which include data symbols that were derived by encoding respective characters, and further include one or more synchronization symbols having no corresponding characters. The characters from the data symbols are recovered, and the recovered characters are transmitted to a second communication interface by mapping the characters into communication frames and discarding the synchronization symbols. The characters are extracted from the communication frames in the second communication interface by synchronizing to the input frames independently of the synchronization symbols. The input frames are reconstructed in the second communication interface, including the data symbols and the synchronization symbols, by re-encoding the extracted characters.

4. 发明授权

US10044471B2 Delivering CPRI and ethernet signals over optical networks 有权
公开(公告)号：US10044471B2
公开(公告)日：2018-08-07
申请号：US15242615
申请日：2016-08-22
申请人： IPLight Ltd.
发明人： Leon Bruckman , Joseph Moshe
IPC分类号： H04L1/00 , H04L7/00 , H04L25/49
CPC分类号： H04L1/0083 , H04J3/0652 , H04J3/0658 , H04J3/07 , H04L7/00 , H04L25/4908
摘要： A method for passing communications over an Optical Transport Network (OTN) from a first communication interface to a second communication interface. The first interface extracts characters from received data symbols, maps the characters into OTN communication frames and discards the synchronization symbols. The mapping is performed using a Bit-synchronous Mapping Procedure (BMP), while filling some locations in the OTN frames with stuffing characters, so that the rate of the characters matches a desired rate of the OTN communication frames. The characters are extracted from the communication frames in the second communication interface by synchronizing to the mapped input frames independently of the synchronization symbols. The input frames are reconstructed to produce reconstructed input frames including the data symbols and the synchronization symbols, by re-encoding the extracted characters. In some embodiments, data from Ethernet frames is passed along with the extracted characters in the OTN frames.

5. 发明授权

US08958514B2 Clock recovery in communication of hierarchically encapsulated signals 有权
标题翻译：分层封装信号通信中的时钟恢复
公开(公告)号：US08958514B2
公开(公告)日：2015-02-17
申请号：US13940278
申请日：2013-07-12
申请人： Iplight Ltd.
发明人： Leon Bruckman , Zeev Maister
IPC分类号： H04L7/00 , H04L7/027
CPC分类号： H04J3/0623 , H04J3/1652 , H04J2203/0089
摘要： An apparatus includes a data flow circuit and a clock recovery circuit. The data flow circuit is configured to extract client data, which is encapsulated in an inner frame that is encapsulated in at least an outer frame, and to output the extracted client data in accordance with a client clock signal. The clock recovery circuit includes a first clock recovery module that is configured to recover a first clock signal that matches payload data in the outer frame, and a second clock recovery module that is configured to derive from the first clock signal a second clock signal that matches the client data in the inner frame, and to produce the client clock signal from the second clock signal, for use by the data flow circuit.
摘要翻译：一种装置包括数据流电路和时钟恢复电路。数据流电路被配置为提取封装在封装在至少外部帧中的内部帧中的客户端数据，并且根据客户端时钟信号输出提取的客户端数据。时钟恢复电路包括第一时钟恢复模块，其被配置为恢复与外部帧中的有效载荷数据匹配的第一时钟信号，以及第二时钟恢复模块，其被配置为从第一时钟信号导出匹配的第二时钟信号内部帧中的客户端数据，并且从第二时钟信号产生客户端时钟信号，供数据流电路使用。

6. 发明申请

US20090220229A1 TRANSPARENT SWITCHING FABRIC FOR MULTI-GIGABIT TRANSPORT 有权
标题翻译：用于多种格式运输的透明开关织物
公开(公告)号：US20090220229A1
公开(公告)日：2009-09-03
申请号：US12395720
申请日：2009-03-02
申请人： RUBEN GABRIEL MARKUS , ISRAEL VITELSON , JOSEPH MOSHE
发明人： RUBEN GABRIEL MARKUS , ISRAEL VITELSON , JOSEPH MOSHE
IPC分类号： H04J14/02 , H04L12/50
CPC分类号： H04J3/1652 , H04L49/1523
摘要： A communication apparatus includes at least one input port, multiple output ports, at least one Serial-to-Parallel (S/P) converter and at least one Parallel-to-Serial (P/S) converter. The S/P converter is operative to receive from the input port an input data stream that is to be cross-connected to a destination output port, and to separate the input data stream into multiple sub-streams. Each of the switching planes includes at least one input for receiving a respective sub-stream from the S/P converter; multiple outputs, each output associated with a respective one of the output ports; and switching circuitry, which is configured to switch the respective sub-stream to the output that is associated with the destination output port. The P/S converter is coupled to the outputs of the switching planes so as to combine the multiple sub-streams switched by the switching circuitry into a combined output data stream at the destination output port.
摘要翻译：通信装置包括至少一个输入端口，多个输出端口，至少一个串行到并行（S / P）转换器和至少一个并行到串行（P / S）转换器。 S / P转换器可操作以从输入端口接收将被交叉连接到目的地输出端口的输入数据流，并将输入数据流分离成多个子流。每个切换平面包括用于从S / P转换器接收相应子流的至少一个输入; 多个输出，每个输出与相应的输出端口相关联; 以及切换电路，其被配置为将相应子流切换到与目的地输出端口相关联的输出。 P / S转换器耦合到开关平面的输出，以便将由开关电路切换的多个子流组合成目的地输出端口的组合输出数据流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式