专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US10074385B2 Disc drive circuitry swap 有权
公开(公告)号：US10074385B2
公开(公告)日：2018-09-11
申请号：US15589702
申请日：2017-05-08
申请人： Seagate Technology LLC
发明人： Robert J. German , David A. Hartman , Michael T. Brady
IPC分类号： H04N5/765 , G11B5/09 , G11B20/18 , G11B20/10 , H05K7/02
CPC分类号： G11B5/09 , G11B20/10018 , G11B20/10037 , G11B20/1816 , G11B20/1883 , G11B20/1889 , G11B2020/183 , G11B2020/1896 , G11B2220/20 , G11B2220/21 , H05K7/02
摘要： A method comprises creating calibration data using a first control circuitry of an apparatus, replacing the first control circuitry with a second control circuitry in the apparatus, and operating the apparatus with the second control circuitry using the calibration data. As an example, the apparatus may be a disc drive. The second control circuitry may be substantially similar to the first control circuitry such that calibration measurements using the first control circuitry are applicable to the second control circuitry. The first control circuitry may be included in a circuit board that is replaced with a second circuit board including the second control circuitry. In an exemplary embodiment, the second circuit board may include different and/or additional components relative to the first circuit board, such as integrated video inputs and/or video control circuitry.

2. 发明授权

US09978401B1 Chirped current profile with undershoot feature 有权
公开(公告)号：US09978401B1
公开(公告)日：2018-05-22
申请号：US15497473
申请日：2017-04-26
申请人： SEAGATE TECHNOLOGY LLC
发明人： Kirill A. Rivkin , Mourad Benakli , Todd M. Lammers , Ralph William Cross
IPC分类号： G11B5/02 , G11B5/09 , G11B5/012 , G11B20/10
CPC分类号： G11B5/09 , G11B5/012 , G11B20/10009 , G11B20/10018
摘要： Systems and methods for a providing a chirped current profile with an undershoot for a channel preamplifier are described. A method for writing bits in a magnetic recording disc may include applying an overshoot to a write current which is supplied to a magnetic writer of the magnetic recording disc and applying an undershoot to the write current after the overshoot is applied to at least partially de-saturate the magnetic writer. The method may also include writing a bit to the magnetic recording disc with the magnetic writer using the supplied write current. In some examples, the application of a short negative pulse after an overshoot portion of the write current waveform is delivered to the head during a write operation that writes the bit to the magnetic recording disc.

3. 发明申请

US20170323662A1 ASYNCHRONOUS ASYMMETRY COMPENSATION FOR DATA READ FROM A STORAGE MEDIUM 有权
公开(公告)号：US20170323662A1
公开(公告)日：2017-11-09
申请号：US15656939
申请日：2017-07-21
申请人： International Business Machines Corporation
发明人： Robert A. Hutchins
IPC分类号： G11B20/10 , G11B5/02 , G11B5/008
CPC分类号： G11B20/10324 , G11B5/00813 , G11B5/02 , G11B20/10009 , G11B20/10018 , G11B20/10027 , G11B20/10046 , G11B20/10055
摘要： In one embodiment, a system includes one or more processors and logic integrated with and/or executable by the one or more processors. The logic is configured to cause at least one of the processors to detect positive peak amplitudes and negative peak amplitudes of an unequalized readback signal that exhibits imperfect or bi-modal waveform peaks using a peak tracking threshold module positioned at an input to an equalizer. Also, the logic is configured to cause the at least one of the processors to track the positive peak amplitudes and the negative peak amplitudes of the unequalized readback signal in a record. Moreover, the logic is configured to cause the at least one of the processors to provide, as an input to an asymmetry compensator, the record of the peak amplitudes and the negative peak amplitudes determined from the unequalized readback signal.

4. 发明申请

US20170148481A1 IMPEDANCE MATCHING FOR AN INTEGRATED CIRCUIT OF A MAGNETIC DISK DEVICE 有权
公开(公告)号：US20170148481A1
公开(公告)日：2017-05-25
申请号：US15059146
申请日：2016-03-02
申请人： KABUSHIKI KAISHA TOSHIBA
发明人： Nobuyoshi YAMASAKI
IPC分类号： G11B20/10 , G11B5/09
CPC分类号： G11B5/09 , G11B5/012 , G11B20/10018
摘要： An integrated circuit connectable to a signal transmission path of a storage device includes an impedance setting circuit including a plurality of switches, a detector configured to detect an input signal level, and a decoder. The decoder controls one or more switches of the impedance setting circuit based on the detected input signal level so as to match an impedance of the integrated circuit with an impedance of the signal transmission path.

5. 发明申请

US20160336911A1 Systems and Methods for Dynamic Audio Processing 审中-公开
公开(公告)号：US20160336911A1
公开(公告)日：2016-11-17
申请号：US15188795
申请日：2016-06-21
申请人： Colin Leonard
发明人： Colin Leonard
IPC分类号： H03G3/00 , G10L21/043 , G06F3/16 , H03G5/02
CPC分类号： G11B27/005 , G06F3/162 , G06F17/3074 , G10L21/04 , G10L21/043 , G11B20/10018 , G11B27/031 , H03G3/002 , H03G5/02 , H04R3/04 , H04R2430/01
摘要： Systems and methods presented herein may provide for processing audio with increased loudness and dynamics. A first clock frequency associated with a digital audio file may be increased to a second clock frequency, which speeds up the playback of the audio. The digital audio file may then be converted to analog at the higher second frequency, where it is further modified in the analog domain. The analog audio is then converted back into digital audio at the second clock frequency. The clock frequency is then decreased back to the first clock frequency for playback or storage of the processed (i.e., modified or manipulated) digital audio file. Alternatively, the entire process can take place in the digital domain.

6. 发明授权

US09251856B1 Read failover method and apparatus for a data storage system 有权
标题翻译：读取数据存储系统的故障切换方法和设备
公开(公告)号：US09251856B1
公开(公告)日：2016-02-02
申请号：US14664730
申请日：2015-03-20
申请人： Western Digital Technologies, Inc.
发明人： David W. Wheelock , Shafa Dahandeh , Anantha Raman Krishnan , Aravind Raghunathan , Kent D. Anderson
IPC分类号： G11B27/36 , G11B5/09 , G11B20/10 , G11B20/18
CPC分类号： G11B27/36 , G11B5/02 , G11B5/2652 , G11B5/397 , G11B5/4886 , G11B19/041 , G11B20/10009 , G11B20/10018 , G11B20/18 , G11B2220/2516
摘要： A reader failover system and method are described for a data storage system. At least two reader systems, including a first reader element and a second reader element, situated on the same head, are employed to read a magnetic storage medium. In an aspect, the head is a two-dimensional magnetic recording (TDMR) head. Control circuitry detects when the first reader system provides less than a predetermined performance or fails, and thereafter causes the second reader system, but not the first reader system, to read the magnetic storage medium. In an aspect, a buffer stores a first reader element signal until the control circuitry detects whether or not the first reader element provides less than a predetermined performance or fails. In an aspect, when a reader element fails, data recovery is performed, and all of, or a majority of, the media continues to be readable, improving the data storage system robustness.
摘要翻译：为数据存储系统描述读取器故障转移系统和方法。使用位于同一头上的至少两个读取器系统，包括第一读取器元件和第二读取器元件，以读取磁性存储介质。在一方面，头是二维磁记录（TDMR）头。控制电路检测第一读取器系统何时提供小于预定的性能或失败，然后使第二读取器系统而不是第一读取器系统读取磁性存储介质。一方面，缓冲器存储第一读取器元件信号，直到控制电路检测到第一读取器元件是否提供小于预定的性能或失败。在一方面，当读取器元件发生故障时，执行数据恢复，并且媒体的所有或大部分继续是可读的，从而提高数据存储系统的鲁棒性。

7. 发明授权

US08982489B1 Pseudo-differential magnetic recording system and method incorporating a dummy read element and a dummy transmission line 有权
标题翻译：伪差分磁记录系统和包含虚拟读取元件和虚拟传输线的方法
公开(公告)号：US08982489B1
公开(公告)日：2015-03-17
申请号：US14501229
申请日：2014-09-30
申请人： Marvell World Trade Ltd.
发明人： Thart Fah Voo , Sang Kong Chan , Ah Siah Chua , Xiao Yu Miao
IPC分类号： G11B5/09 , G11B5/17
CPC分类号： G11B5/09 , G11B5/012 , G11B5/3974 , G11B5/4886 , G11B20/10018 , G11B2005/0005
摘要： A system including a first transmission line, a second transmission line, a first element, a second element and a differential amplifier. The first element is configured to read a storage media to generate a read signal, where the first element is connected to the first transmission line. The second element is configured to detect interference and generate an interference signal, where the second element is connected to the second transmission line. The differential amplifier includes a first input and a second input, where the first input of the differential amplifier is connected to a the first transmission line and receives the read signal, and where the second input of the differential amplifier is connected to the second transmission line and receives the interference signal.
摘要翻译：一种包括第一传输线，第二传输线，第一元件，第二元件和差分放大器的系统。第一元件被配置为读取存储介质以产生读取信号，其中第一元件连接到第一传输线。第二元件被配置为检测干扰并产生干扰信号，其中第二元件连接到第二传输线。差分放大器包括第一输入和第二输入，其中差分放大器的第一输入端连接到第一传输线并接收读取信号，并且其中差分放大器的第二输入端连接到第二传输线并接收干扰信号。

8. 发明申请

US20140207265A1 Systems and Methods for Dynamic Audio Processing 审中-公开
标题翻译：动态音频处理的系统和方法
公开(公告)号：US20140207265A1
公开(公告)日：2014-07-24
申请号：US14224009
申请日：2014-03-24
申请人： Colin Leonard
发明人： Colin Leonard
IPC分类号： G06F17/30
CPC分类号： G11B27/005 , G06F3/162 , G06F17/3074 , G10L21/04 , G10L21/043 , G11B20/10018 , G11B27/031 , H03G3/002 , H03G5/02 , H04R3/04 , H04R2430/01
摘要： Systems and methods presented herein may provide for processing audio with increased loudness and dynamics. A first clock frequency associated with a digital audio file may be increased to a second clock frequency, which speeds up the playback of the audio. The digital audio file may then be converted to analog at the higher second frequency, where it is further modified in the analog domain. The analog audio is then converted back into digital audio at the second clock frequency. The clock frequency is then decreased back to the first clock frequency for playback or storage of the processed (i.e., modified or manipulated) digital audio file. Alternatively, the entire process can take place in the digital domain.
摘要翻译：本文提出的系统和方法可以提供用于处理具有增加的响度和动力学的音频。与数字音频文件相关联的第一时钟频率可以增加到第二时钟频率，这加速了音频的重放。数字音频文件然后可以在较高的第二频率被转换为模拟，在模拟域中进一步修改数字音频文件。然后，模拟音频以第二个时钟频率转换回数字音频。时钟频率然后减小到第一时钟频率，用于播放或存储经处理（即修改或操纵的）数字音频文件。或者，整个过程可以在数字域中进行。

9. 发明申请

US20130148224A1 IMPLEMENTING SPIN-TORQUE OSCILLATOR SENSING WITH ENHANCED INTEGRATED DEMODULATOR FOR HARD DISK DRIVES 有权
标题翻译：用于硬盘驱动器的增强型集成式解调器实现旋转振动振荡器感应
公开(公告)号：US20130148224A1
公开(公告)日：2013-06-13
申请号：US13316419
申请日：2011-12-09
申请人： Patrick Mesquita Braganca , Richard Leo Galbraith , Bruce Alvin Gurney , Neil Smith , Bruce Wilson , Rehan Ahmed Zakai
发明人： Patrick Mesquita Braganca , Richard Leo Galbraith , Bruce Alvin Gurney , Neil Smith , Bruce Wilson , Rehan Ahmed Zakai
IPC分类号： G11B20/06
CPC分类号： H03D3/009 , G11B20/10018 , G11B20/10027 , G11B2220/2516
摘要： A method, apparatus, and system are provided for implementing spin-torque oscillator sensing with an enhanced integrated demodulator for hard disk drives. The demodulator receives an input signal from a STO read sensor having an oscillation frequency ω related to the strength of the detected magnetic signal field. The demodulator includes a pair of mixers coupled to a quadrature reference oscillator with respective quadrature components cos(ω0t), and sin(ω0t) of the quadrature reference oscillator being mixed with a received input signal to form signals at the sum and difference frequencies, ω±ω0. Each of these mixer products is lowpass filtered by a respective a lowpass filter to remove the sum frequency components for providing a demodulator output signal that is directly proportional the STO oscillation frequency ω. The demodulator output signal is used for processing by data detection electronics.
摘要翻译：提供了一种用于通过用于硬盘驱动器的增强型集成解调器来实现自旋扭矩振荡器感测的方法，装置和系统。解调器接收来自具有与所检测的磁信号场的强度相关的振荡频率ω的STO读取传感器的输入信号。解调器包括耦合到具有相应正交分量cos（ωωt）的正交参考振荡器的正交参考振荡器对，并且正交基准振荡器的sin（ω0t）与接收的输入信号混合以形成和频率和差频率ω ±omega0。这些混频器产品中的每一个由相应的低通滤波器进行低通滤波，以去除和频分量，以提供与STO振荡频率ω直接成比例的解调器输出信号。解调器输出信号用于数据检测电子设备的处理。

10. 发明授权

US6111711A Fast charge and thermal asperity compensation circuit 失效
标题翻译：快速充电和热绝缘补偿电路
公开(公告)号：US6111711A
公开(公告)日：2000-08-29
申请号：US138960
申请日：1998-08-24
申请人： Earl J. Barber , Gregg R. Castellucci
发明人： Earl J. Barber , Gregg R. Castellucci
IPC分类号： G11B5/09
CPC分类号： G11B5/02 , G11B20/10018 , G11B20/10351 , G11B2005/0018 , G11B2220/2516
摘要： An MR head circuit including a differential amplifier, means for applying a dc bias to the head, a capacitor mounted in parallel to the head to eliminate the dc voltage offset, and a feedback loop configured for evaluating the differential voltage and for controlling the current in portions of the amplifier to rapidly charge the capacitor upon circuit activation. The feedback loop also includes a thermal asperity compensator configured for producing a given signal, both upon activation of the circuit and when the magnitude of the voltage differential exceeds a given value, and the feedback loop includes means responsive to the given signal for altering select current paths of the feedback loop to thereby produce elevated charging currents in the differential amplifier during initial activation, and to increase the ac gain of the feedback loop at other times so as to raise the lower corner frequency of the differential amplifier to filter out the relatively low frequency of a thermal asperity waveform. The feedback loop includes current paths for developing difference currents representing the differential output voltage, and each path is coupled to the differential amplifier for controlling it, and the current paths include a shunt transistor operative for altering the resistance of the current paths and the ac gain of the current network responsive to the given signal.
摘要翻译：包括差分放大器的MR头电路，用于向头部施加直流偏置的装置，与头部并联安装的电容器以消除直流电压偏移;以及反馈回路，其被配置用于评估差分电压并用于控制电流放大器的一部分在电路激活时对电容器进行快速充电。反馈回路还包括配置用于在电路激活时以及当电压差的幅度超过给定值时产生给定信号的热不平衡补偿器，并且反馈回路包括响应给定信号以改变选择电流的装置反馈回路的路径，从而在初始激活期间在差分放大器中产生升高的充电电流，并且在其他时间增加反馈回路的交流增益，以便提高差分放大器的较低转角频率以滤除相对较低的频率波峰的波峰。反馈回路包括用于开发表示差分输出电压的差分电流的电流路径，并且每个路径耦合到差分放大器以进行控制，并且电流路径包括用于改变电流路径的电阻和交流增益的并联晶体管响应于给定信号的当前网络。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式