专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09954633B2 Apparatus and method of performing a decimation on a signal for pattern detection 有权
公开(公告)号：US09954633B2
公开(公告)日：2018-04-24
申请号：US14830100
申请日：2015-08-19
申请人： FREESCALE SEMICONDUCTOR, INC.
发明人： Radu D. Pralea
IPC分类号： H04J11/00 , H04B1/707
CPC分类号： H04J11/00 , H04B1/0021 , H04B1/707 , H04L27/2613 , H04L27/2636 , H04L27/2663 , H04L27/2672
摘要： The present application relates to a receiver for performing a decimation on a signal for pattern detection and a method of operating thereof. A frequency-domain decimator component and a pattern detector component arranged at the receiver are provided. The frequency-domain decimator component is coupled to at least one antenna to receive an input sequence of samples of the signal received at the at least one antenna. The frequency-domain decimator component is further configured to apply an anti-aliasing filter and to decimate the input sequence. The frequency-domain decimator component is further arranged to output the input sequence filtered and decimated as output sequence. The pattern detector component is coupled to the frequency-domain decimator component to receive the output sequence. The pattern detection component is further configured to perform a pattern detection based on cross-correlation values in frequency domain between the output sequence and predefined patterns.

2. 发明申请

US20180054337A1 Image Rejection Calibration With A Passive Network 审中-公开
公开(公告)号：US20180054337A1
公开(公告)日：2018-02-22
申请号：US15798590
申请日：2017-10-31
申请人： Silicon Laboratories Inc.
发明人： John M. Khoury , Navin Harwalkar
IPC分类号： H04L27/06 , H04B1/00 , G01R19/25 , G01R23/165 , H04B1/04
CPC分类号： H04L27/06 , G01R19/2506 , G01R23/165 , H04B1/0021 , H04B2001/0416
摘要： In one aspect, an apparatus includes: a mixer to receive a radio frequency (RF) signal and downconvert the RF signal into a second frequency signal; an amplifier coupled to the mixer to amplify the second frequency signal; an image rejection (IR) circuit coupled to the programmable gain amplifier (PGA) to orthogonally correct a gain and a phase of the amplified second frequency signal to output a corrected amplified second frequency signal; and a complex filter to filter the corrected amplified second frequency signal.

3. 发明授权

US09608672B2 Apparatus and method for generating base band receive signals 有权
公开(公告)号：US09608672B2
公开(公告)日：2017-03-28
申请号：US14835851
申请日：2015-08-26
申请人： Intel IP Corporation
发明人： Ashkan Naeini , Gerhard Mitteregger , Zdravko Boos
IPC分类号： G06F3/033 , H04B1/00 , H04L27/00 , H04L5/14 , H04L27/38 , H04L27/26
CPC分类号： H04B1/0053 , H04B1/0021 , H04B1/006 , H04L5/001 , H04L5/143 , H04L27/0002 , H04L27/261 , H04L27/362 , H04L27/38
摘要： An apparatus for generating base band receive signals includes a first analog-to-digital converter module generating a first digital high frequency receive signal at least by sampling a first analog high frequency receive signal, a first digital signal processing module generating a first base band receive signal based on the first digital high frequency receive signal, a second analog-to-digital converter module generating a second digital high frequency receive signal at least by sampling a second analog high frequency receive signal and a second digital signal processing module generating a second base band receive signal based on the second digital high frequency receive signal. The first analog high frequency receive signal comprises first payload data at a first receive channel associated with a first carrier frequency and the second analog high frequency receive signal comprises second payload data at a second receive channel associated with a second carrier frequency.

4. 发明申请

US20160373222A1 APPARATUS AND METHOD OF PERFORMING A DECIMATION ON A SIGNAL FOR PATTERN DETECTION 有权
标题翻译：在模式检测信号中执行减法的装置和方法
公开(公告)号：US20160373222A1
公开(公告)日：2016-12-22
申请号：US14830100
申请日：2015-08-19
申请人： FREESCALE SEMICONDUCTOR, INC.
发明人： RADU D. PRALEA
IPC分类号： H04L5/00 , H04W72/04 , H04W74/08
CPC分类号： H04J11/00 , H04B1/0021 , H04B1/707 , H04L27/2613 , H04L27/2636 , H04L27/2663 , H04L27/2672
摘要： The present application relates to a receiver for performing a decimation on a signal for pattern detection and a method of operating thereof. A frequency-domain decimator component and a pattern detector component arranged at the receiver are provided. The frequency-domain decimator component is coupled to at least one antenna to receive an input sequence of samples of the signal received at the at least one antenna. The frequency-domain decimator component is further configured to apply an anti-aliasing filter and to decimate the input sequence. The frequency-domain decimator component is further arranged to output the input sequence filtered and decimated as output sequence. The pattern detector component is coupled to the frequency-domain decimator component to receive the output sequence. The pattern detection component is further configured to perform a pattern detection based on cross-correlation values in frequency domain between the output sequence and predefined patterns.
摘要翻译：本申请涉及一种用于对模式检测信号进行抽取的接收机及其操作方法。提供了一种布置在接收器处的频域抽取器组件和模式检测器组件。频域抽取器组件耦合到至少一个天线以接收在至少一个天线处接收的信号的输入采样序列。频域抽取器组件还被配置为应用抗混叠滤波器并抽取输入序列。频域抽取器组件还被布置为输出被过滤和抽取的输入序列作为输出序列。模式检测器组件耦合到频域抽取器组件以接收输出序列。图案检测部件还被配置为基于输出序列和预定义图案之间的频域中的互相关值来执行图案检测。

5. 发明申请

US20150049666A1 MULTI-CARRIER BASE STATION RECEIVER 有权
标题翻译：多载体基站接收器
公开(公告)号：US20150049666A1
公开(公告)日：2015-02-19
申请号：US13967159
申请日：2013-08-14
申请人： Analog Devices, Inc.
发明人： Antonio MONTALVO , Kevin G. GARD
IPC分类号： H04W88/10
CPC分类号： H04W88/10 , H04B1/0021
摘要： Embodiments of the present invention may provide a receiver. The receiver may include an RF section and a quadrature mixture, coupled to the RF section, to downconvert a first group of wireless signals directly to baseband frequency quadrature signals and to downconvert a second group of wireless signals to intermediate frequency quadrature signals. The receiver may also include a pair of analog-to-digital converters (ADCs) to convert the downconverted quadrature signals to corresponding digital quadrature signals. Further, the receiver may include a digital section having two paths to perform signal processing on the digital baseband frequency quadrature signals and to downconvert the digital intermediate frequency signals to baseband cancelling a third order harmonic distortion therein. The receiver may be provided on a monolithically integrated circuit.
摘要翻译：本发明的实施例可以提供一种接收机。接收机可以包括耦合到RF部分的RF部分和正交混合，以将第一组无线信号直接下变频到基带频率正交信号，并将第二组无线信号下变频到中频正交信号。接收机还可以包括一对模数转换器（ADC），以将下变频的正交信号转换成相应的数字正交信号。此外，接收机可以包括具有两个路径的数字部分，以对数字基带频率正交信号执行信号处理，并且将数字中频信号下变频到基带以消除其中的三阶谐波失真。接收机可以设置在单片集成电路上。

6. 发明申请

US20140119482A1 WIDEBAND SOFTWARE-DEFINED RF RECEIVER 有权
标题翻译：宽带软件定义RF接收器
公开(公告)号：US20140119482A1
公开(公告)日：2014-05-01
申请号：US14049390
申请日：2013-10-09
申请人： NXP B.V.
发明人： Andreas Hans Walter WICHERN
IPC分类号： H04B1/00 , H04B1/10
CPC分类号： H04B1/0021 , H04B1/001 , H04B1/10
摘要： An RF receiver is disclosed. The RF receiver includes an analog-to-digital converter for converting an analog intermediate frequency band signal to a digital intermediate frequency band signal. A plurality of decimation units coupled in cascade for generating a decimated signal based on the digital intermediate frequency band signal are also included. The RF receiver further includes a signal processing unit for processing the decimated signal and a bypass path for feeding a bypass signal to the signal processing unit. The bypass signal is either the digital intermediate frequency band signal or an output signal from one of the decimation units which is not the last one of the cascade coupled decimation units. The signal processing unit is adapted to detect critical reception conditions based on the bypass signal and to adapt the processing of the decimated signal in accordance with detected critical reception conditions.
摘要翻译：公开了RF接收机。 RF接收机包括用于将模拟中频带信号转换为数字中频带信号的模数转换器。还包括多个级联耦合的抽取单元，用于基于数字中频带信号产生抽取信号。 RF接收机还包括用于处理抽取信号的信号处理单元和用于将旁路信号馈送到信号处理单元的旁路路径。旁路信号是数字中频带信号或来自不是级联耦合抽取单元中的最后一个的抽取单元之一的输出信号。信号处理单元适于基于旁路信号检测关键接收条件，并根据检测到的关键接收条件来适应抽取信号的处理。

7. 发明申请

US20130077715A1 RECEIVER HAVING A SCALABLE INTERMEDIATE FREQUENCY 有权
标题翻译：接收器具有可定义的中间频率
公开(公告)号：US20130077715A1
公开(公告)日：2013-03-28
申请号：US13244590
申请日：2011-09-25
申请人： HENDRICUS DE RUIJTER
发明人： HENDRICUS DE RUIJTER
IPC分类号： H04L27/00 , H04B7/00
CPC分类号： H04B1/001 , H04B1/0021 , H04L27/0002
摘要： A technique includes using a receiver to process a radio frequency (RF) signal to downconvert spectral content from a first frequency band to a second frequency band to generate an intermediate frequency (IF) signal. The technique includes controlling a location of the second frequency band based at least in part on a selectable channel bandwidth of the receiver.
摘要翻译：一种技术包括使用接收机来处理射频（RF）信号以将频谱内容从第一频带降频到第二频带，以产生中频（IF）信号。该技术包括至少部分地基于接收机的可选择的信道带宽来控制第二频带的位置。

8. 发明申请

US20130007082A1 DIGITAL FRONT END FOR OVERSAMPLED LOW-IF OR ZERO-IF MULTIMODE RECEIVERS 有权
标题翻译：用于超低频或零中频多模接收器的数字前端
公开(公告)号：US20130007082A1
公开(公告)日：2013-01-03
申请号：US13173365
申请日：2011-06-30
申请人： Javier Elenes
发明人： Javier Elenes
IPC分类号： G06F17/10 , H03M3/02
CPC分类号： H04B1/0021 , H03M3/344 , H03M3/462 , H04B1/001
摘要： A digital radio signal is processed by converting an analog signal to a digital signal, decimating the digital signal using a CIC filter and supplying the decimated digital signal directly to an asynchronous sample rate converter (ASRC). The decimated signal is resampled in the ASRC and the ASRC output is supplied directly to a droop compensation filter to compensate the output of the ASRC. By carefully choosing the response of the CIC filter and the resample rate of the ASRC, aliased artifacts in the pass band can be kept below a threshold magnitude without the need for a channelization filter.
摘要翻译：数字无线电信号通过将模拟信号转换为数字信号来处理，使用CIC滤波器抽取数字信号并将抽取的数字信号直接提供给异步采样率转换器（ASRC）。抽样信号在ASRC中重新采样，ASRC输出直接提供给下降补偿滤波器，以补偿ASRC的输出。通过仔细选择CIC滤波器的响应和ASRC的采样速率，通带中的混叠伪像可以保持在阈值以下，而不需要信道化滤波器。

9. 发明授权

US07974363B2 Receiver, receiving method, filter circuit, and control method 有权
标题翻译：接收机，接收方式，滤波电路及控制方法
公开(公告)号：US07974363B2
公开(公告)日：2011-07-05
申请号：US11869965
申请日：2007-10-10
申请人： Hideki Yokoshima , Masayoshi Abe , Yuya Kondo , Yukitoshi Sanada
发明人： Hideki Yokoshima , Masayoshi Abe , Yuya Kondo , Yukitoshi Sanada
IPC分类号： H03K9/00 , H04L27/00 , H03M1/12 , H03M3/00 , H03M1/66
CPC分类号： H04B1/0021 , H04B1/28
摘要： A receiver supporting a plurality of radio communication systems having different specifications includes a setting unit, a clock generation circuit, a voltage-current conversion amplifier, a switch, integrators, an AD conversion circuit, and a feedback circuit. The setting unit sets a value suitable for a carrier frequency used in one selected radio communication system. The clock generation circuit generates a first clock having a first frequency and a second clock having a second frequency. The conversion amplifier converts an input voltage signal into a current signal. The switch switches between connection and disconnection modes in accordance with the first clock to output the current signal. Each integrator operates in accordance with the second clock and includes two or more switched capacitor circuits and an operational amplifier. The AD conversion circuit converts a signal supplied from the preceding integrator into digital form. The feedback circuit operates in accordance with the second clock.
摘要翻译：支持具有不同规格的多个无线电通信系统的接收机包括设置单元，时钟发生电路，电压 - 电流转换放大器，开关，积分器，AD转换电路和反馈电路。设置单元设置适合于一个所选无线电通信系统中使用的载波频率的值。时钟产生电路产生具有第一频率的第一时钟和具有第二频率的第二时钟。转换放大器将输入电压信号转换为电流信号。该开关根据第一个时钟在连接和断开模式之间切换以输出当前信号。每个积分器根据第二时钟进行操作，并且包括两个或更多个开关电容器电路和运算放大器。 AD转换电路将从前一积分器提供的信号转换为数字形式。反馈电路根据第二时钟进行工作。

10. 发明申请

US20050276351A1 Receiving arrangement of a cordless communication system 审中-公开
标题翻译：接收无绳通信系统的布置
公开(公告)号：US20050276351A1
公开(公告)日：2005-12-15
申请号：US11148686
申请日：2005-06-09
申请人： Giuseppe Puma , Elmar Wagner
发明人： Giuseppe Puma , Elmar Wagner
IPC分类号： H04B1/28 , H04L27/14
CPC分类号： H04B1/0021 , H04B1/001 , H04B1/0039 , H04B1/28
摘要： A receiving arrangement for a cordless communication system includes an analog radio-frequency input section and a digital signal processing device connected downstream thereof. The digital signal processing device has an analog/digital converter which is followed by a digital mixing stage and a decimation unit. The decimation factor of the decimation unit is switchable in order to achieve an advantageous implementation for various systems.
摘要翻译：用于无绳通信系统的接收装置包括模拟射频输入部分和连接在其下游的数字信号处理装置。数字信号处理装置具有模拟/数字转换器，其后面是数字混合级和抽取单元。抽取单元的抽取因子是可切换的，以便实现各种系统的有利实现。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式