专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US06532122B1 Data storage apparatus and magnetic recording method 失效
标题翻译：数据存储装置和磁记录方法
公开(公告)号：US06532122B1
公开(公告)日：2003-03-11
申请号：US09493791
申请日：2000-01-28
申请人： Takao Sugawara , Shin Tomimoto
发明人： Takao Sugawara , Shin Tomimoto
IPC分类号： G11B2018
CPC分类号： G11B20/1403 , G11B20/10009 , G11B20/1426 , H03M5/14
摘要： A data storage apparatus for magnetic recording and regeneration on a medium. Only in case of a dibit or Tri-bit code sequence in MTR codes having a restricted number of magnetic transition consecutive, a write unit records the interval of the magnetic transition on the medium with an extension of &Dgr;T relative to the original magnetic transition interval. For the maximum likelihood detection after equalization of the medium read signals, a read unit adds to an expected value of the maximum likelihood detection an amplitude error &Dgr;V arising from the extension record of the magnetic transition interval relative to the original magnetic transition interval. A parameter regulation unit regulates and sets &Dgr;T and &Dgr;V by use of test patterns.
摘要翻译：一种用于在介质上进行磁记录和再生的数据存储装置。写入单元仅在具有有限数量的磁转移连续的MTR代码中的双位或三位代码序列的情况下记录介质上的相对于原始磁过渡间隔延伸DELTAT的介质上的间隔。为了在均衡媒体读取信号之后的最大似然检测，读取单元将最大似然检测的期望值与磁转移间隔相对于原始磁转移间隔的扩展记录产生的振幅误差DELTAV相加。参数调节单元通过使用测试模式来调节和设置DELTAT和DELTAV。

22. 发明授权

US6052245A Signal regenerating apparatus having asymmetrical signal detection circuit for detecting amplitude error and signal offset from a training signal and correcting same 失效
标题翻译：具有不对称信号检测电路的信号再生装置，用于检测来自训练信号的振幅误差和信号偏移，并进行校正
公开(公告)号：US6052245A
公开(公告)日：2000-04-18
申请号：US58446
申请日：1998-04-09
申请人： Takao Sugawara , Takenori Ohshima
发明人： Takao Sugawara , Takenori Ohshima
IPC分类号： G11B5/09 , G11B5/02 , G11B5/035 , G11B20/22 , H03K5/08 , H04L25/06
CPC分类号： G11B5/02 , G11B20/22 , H03K5/082 , G11B5/09
摘要： Disclosed are an asymmetrical signal detector for detecting an asymmetrical quantity of an asymmetrical signal and a signal regenerating apparatus using this detector. This detector includes a first delaying element for delaying the input signal, a first subtracting element for subtracting an output of the first delaying element from the input signal, a second delaying element for delaying an output of the first subtracting element, an adding element for adding an output of the second delaying element to an output of the first subtracting element, a gate signal generating element for generating a gate signal by comparing an output of the adding element with a predetermined threshold value, a second subtracting element for subtracting the output of the subtracting element from the input signal and a selecting element for selecting an output of the second subtracting element in accordance with the gate signal, thereby obtaining an offset quantity. The detector further includes a third subtracting element for subtracting an output of the second delaying element from an output of the first subtracting element and a selecting element for selecting an output of the third subtracting element in accordance with the gate signal, thereby obtaining between-positive-negative amplitude error quantity.
摘要翻译：公开了一种用于检测不对称信号的不对称量的不对称信号检测器和使用该检测器的信号再生装置。该检测器包括用于延迟输入信号的第一延迟元件，用于从输入信号中减去第一延迟元件的输出的第一减法元件，用于延迟第一减法元件的输出的第二延迟元件，用于添加的加法元件第二延迟元件的输出到第一减法元件的输出;栅极信号产生元件，用于通过将加法元件的输出与预定阈值进行比较来产生栅极信号;第二减法元件，用于减去第从输入信号中减去元件;以及选择元件，用于根据门信号选择第二减法元件的输出，从而获得偏移量。检测器还包括用于从第一减法元件的输出中减去第二延迟元件的输出的第三减法元件和用于根据栅极信号选择第三减法元件的输出的选择元件，从而获得正的 - 负值幅度误差量。

23. 发明授权

US07814394B2 Post viterbi error correction apparatus and related methods 失效
标题翻译：维特比纠错装置及相关方法
公开(公告)号：US07814394B2
公开(公告)日：2010-10-12
申请号：US11655969
申请日：2007-01-22
申请人： Jun Lee , Takao Sugawara
发明人： Jun Lee , Takao Sugawara
IPC分类号： H03M13/00 , G06F11/00
CPC分类号： H03M13/451 , H03M13/3738 , H03M13/6343
摘要： A Post-Viterbi processor generates a plurality of candidate codewords based on a plurality of dominant error patterns for a particular communication channel. The Post-Viterbi processor selects one among the candidate codewords as a corrected codeword upon determining that the candidate codeword is error free.
摘要翻译：后维特比处理器基于用于特定通信信道的多个主要误差模式来生成多个候选码字。后维特比处理器在确定候选码字是无错误之后，在候选码字中选择一个作为校正码字。

24. 发明授权

US07434136B2 Method of and apparatus for reading recording medium, harddisk controller 失效
标题翻译：读取记录介质的方法和装置，硬盘控制器
公开(公告)号：US07434136B2
公开(公告)日：2008-10-07
申请号：US10766969
申请日：2004-01-28
申请人： Kazuhito Ichihara , Takao Sugawara , Akihiro Yamazaki
发明人： Kazuhito Ichihara , Takao Sugawara , Akihiro Yamazaki
IPC分类号： H03M13/00
CPC分类号： G11B20/18 , G11B20/1833 , H03M13/1102 , H03M13/2972 , H03M13/2975
摘要： An ECC determining unit determines whether an error detected by using an ECC has been corrected. When the detected error has not been corrected, an equalizer output sequence transfer unit transfers an equalizer output sequence yk stored in an equalizer output sequence storage unit to a transfer data storage unit in a hard disk controller, so that a high-performance decoding unit (software) performs repetitive decoding, using the transferred equalizer output sequence yk.
摘要翻译： ECC确定单元确定是否已经校正了通过使用ECC检测到的错误。当检测到的误差未被校正时，均衡器输出序列传送单元将存储在均衡器输出序列存储单元中的均衡器输出序列y S k k传送到硬盘控制器中的传送数据存储单元，因此高性能解码单元（软件）使用所传送的均衡器输出序列y 进行重复解码。

25. 发明授权

US07085666B2 Magnetic head testing apparatus 失效
标题翻译：磁头测试仪
公开(公告)号：US07085666B2
公开(公告)日：2006-08-01
申请号：US10676935
申请日：2003-10-01
申请人： Taketoshi Aratani , Tetsuya Mukunoki , Kazuteru Hashizume , Takao Sugawara , Kiyoharu Yagyu
发明人： Taketoshi Aratani , Tetsuya Mukunoki , Kazuteru Hashizume , Takao Sugawara , Kiyoharu Yagyu
IPC分类号： G01R35/00
CPC分类号： G11B5/455 , G11B5/09 , G11B2005/0013 , G11B2005/0016
摘要： A magnetic head testing apparatus includes reference information storing unit for holding a predetermined reference sampling period and a number of reference samplings, sampling unit for sampling reproduced data read a plurality of times from a magnetic medium in the reference sampling period, sampling number acquiring unit for acquiring a sampling number of measured data from a reproduced data base on a sampling result, sampling number ratio calculating unit for calculating a ratio of the sampling number of the measured data and the number of reference samplings, sampling data re-acquiring unit for changing the sampling period of the measured data depending on the calculated ratio and re-acquiring the sampling data and a measured data overlap-displaying unit for overlap-display of the sampling data re-acquired from the measured data a plurality of times.
摘要翻译：磁头测试装置包括：参考信息存储单元，用于保持预定参考采样周期和参考采样数;采样单元，用于在参考采样周期中从磁介质读取多次的再现数据采样;采样数获取单元，用于从采样结果的再现数据库获取测量数据的采样数，采样数比计算单元，用于计算测量数据的采样数与参考采样数之比，采样数据重新获取单元，用于改变取决于所计算的比率的测量数据的采样周期，并重新获取采样数据，以及测量数据重叠显示单元，用于多次重复显示从测量数据重新获取的采样数据。

26. 发明授权

US07031090B2 Information recording and reproducing apparatus and method and signal decoding circuit having improved noise processing characteristics 失效
标题翻译：具有改善的噪声处理特性的信息记录和再现装置和方法和信号解码电路
公开(公告)号：US07031090B2
公开(公告)日：2006-04-18
申请号：US10045738
申请日：2001-10-29
申请人： Kazuhito Ichihara , Takao Sugawara , Yuichi Sato , Toshihiko Morita , Motomu Takatsu
发明人： Kazuhito Ichihara , Takao Sugawara , Yuichi Sato , Toshihiko Morita , Motomu Takatsu
IPC分类号： G11B5/035
CPC分类号： G11B20/10009
摘要： In a Maximum A posteriori Probability decoding (MAP decoding), a correlation and a deviation of noises for past and future states which depend on input signal patterns in past N bits and future Q bits are calculated by training by a noise correlation arithmetic operating unit 84 and they are stored. Upon reproduction, in a white noise arithmetic operating unit 91, white noise values for the past and future states in which colored noises are converted into white noises are obtained by using the stored correlation and deviation of the noises. In an input signal arithmetic operating unit 92, an input signal (channel information) Λc(yk|Smk) of the MAP decoding is calculated from the white noise values and the deviation for the past and future states. A likelihood in the MAP decoding is obtained from the input signal.
摘要翻译：在最大后验概率解码（MAP解码）中，依赖于过去N位和未来Q位中的输入信号模式的过去和未来状态的噪声的相关和偏差由噪声相关运算单元84进行训练并存储它们。在再现时，在白噪声运算单元91中，通过使用所存储的噪声的相关性和偏差来获得将彩色噪声转换成白噪声的过去和未来状态的白噪声值。在输入信号算术运算单元92中，MAP解码器的输入信号（信道信息）Lambdac（y k k S k S m S k）由白噪声值和过去和未来状态的偏差计算得出。从输入信号获得MAP解码中的似然。

27. 发明授权

US5608592A Head actuator 失效
标题翻译：头执行器
公开(公告)号：US5608592A
公开(公告)日：1997-03-04
申请号：US462751
申请日：1995-06-05
申请人： Yoshifumi Mizoshita , Tomoyoshi Yamada , Yasumasa Kuroba , Toru Kouhei , Takao Sugawara , Masaru Matsumoto , Hiroyuki Mase , Masao Tsunekewa , Shinji Koganezawa , Keiji Aruga
发明人： Yoshifumi Mizoshita , Tomoyoshi Yamada , Yasumasa Kuroba , Toru Kouhei , Takao Sugawara , Masaru Matsumoto , Hiroyuki Mase , Masao Tsunekewa , Shinji Koganezawa , Keiji Aruga
IPC分类号： G11B21/12 , G11B25/04 , H02K7/04 , H02K7/08 , H02K21/24 , H02K41/035 , G11B21/22 , G11B5/54
CPC分类号： G11B21/12 , G11B25/043 , H02K21/24 , H02K41/0358 , H02K7/04 , H02K7/086
摘要： A retracting assembly produces a constant torque, in a data zone of a magnetic disk, which is greater than static friction of a bearing for a rotary actuator. However, in a parking zone on an outer portion of the magnetic disk, the retracting assembly generates a torque which suddenly increases so that a large holding torque is obtained and a magnetic head is reliably locked.
摘要翻译：回缩组件在磁盘的数据区域中产生恒定的扭矩，其大于用于旋转致动器的轴承的静摩擦力。然而，在磁盘外部的停车区域中，缩回组件产生突然增加的转矩，从而获得大的保持转矩并且可靠地锁定磁头。

28. 发明授权

US5287385A Viterbi decoding system including variable-order equalizer 失效
标题翻译：维特比解码系统，包括可变阶均衡器
公开(公告)号：US5287385A
公开(公告)日：1994-02-15
申请号：US810069
申请日：1991-12-19
申请人： Takao Sugawara , Yoshifumi Mizoshita , Hiroshi Mutoh , Kiichirou Kasai , Takenori Ohshima
发明人： Takao Sugawara , Yoshifumi Mizoshita , Hiroshi Mutoh , Kiichirou Kasai , Takenori Ohshima
IPC分类号： G11B5/09 , G11B20/10 , G11B20/18 , H03M13/23 , H03M13/41 , H03H7/30
CPC分类号： G11B20/10009 , H03M13/41
摘要： A Viterbi decoding system includes a characteristic estimator for estimating a characteristic of a system, and an equalizer for receiving an input signal from the system and for equalizing a waveform of the input signal so that an equalized waveform of the input signal is varied based on the characteristic of the system estimated by the characteristic estimator. A Viterbi decoder generates an output signal showing a maximum-likelihood path by using the equalized waveform of the input signal from the equalizer.
摘要翻译：维特比解码系统包括用于估计系统的特性的特性估计器和用于从系统接收输入信号并用于均衡输入信号的波形的均衡器，使得输入信号的均衡波形基于由特征估计器估计的系统特征。维特比解码器通过使用来自均衡器的输入信号的均衡波形来产生表示最大似然路径的输出信号。

29. 发明申请

US20070121232A1 Information reproducing apparatus 有权
标题翻译：信息重放装置
公开(公告)号：US20070121232A1
公开(公告)日：2007-05-31
申请号：US11606030
申请日：2006-11-30
申请人： Takao Sugawara , Jun Lee
发明人： Takao Sugawara , Jun Lee
IPC分类号： G11B20/10
CPC分类号： G11B20/10009 , G11B20/10333
摘要： An information reproducing apparatus which reproduces information recorded on a medium includes an asymmetry correction circuit configured to correct an asymmetry of a signal read from a medium. The apparatus also includes a first high pass filter installed before the asymmetry correction circuit and configured to remove noise in the signal by a first cut-off frequency. The apparatus also includes a second high pass filter installed after the asymmetry correction circuit and configured to remove the noise in the signal by a second cut-off frequency, wherein the second cut-off frequency is higher than the first cut-off frequency.
摘要翻译：再现记录在介质上的信息的信息再现装置包括：非对称校正电路，被配置为校正从介质读取的信号的不对称性。该装置还包括安装在不对称校正电路之前的第一高通滤波器，并且被配置为通过第一截止频率去除信号中的噪声。该装置还包括安装在不对称校正电路之后的第二高通滤波器，并且被配置为通过第二截止频率去除信号中的噪声，其中第二截止频率高于第一截止频率。

30. 发明申请

US20050225458A1 Recording and reproducing apparatus 有权
标题翻译：记录和再现设备
公开(公告)号：US20050225458A1
公开(公告)日：2005-10-13
申请号：US10982610
申请日：2004-11-05
申请人： Toshio Ito , Masaru Sawada , Toshihiko Morita , Takao Sugawara
发明人： Toshio Ito , Masaru Sawada , Toshihiko Morita , Takao Sugawara
IPC分类号： G11B20/10 , G11B5/09 , G11B20/14 , G11B20/18 , H03M5/14 , H03M7/14 , H03M7/00
CPC分类号： H03M5/145 , G11B20/1426
摘要： A recording and reproducing apparatus includes an RLL encoder that encodes an information bit string to a code bit string and a RLL decoder that decodes the code bit string to the information bit string. The RLL encoder encodes the information bit string to the code bit string of a run-length-limited code at a high encoding rate satisfying a plurality of conditions of constraint regarding a string of successive zeros. The RLL decoder decodes the code bit string encoded by the RLL encoder to the information bit string.
摘要翻译：记录和再现装置包括将信息位串编码为码位串的RLL编码器和将码位串解码为信息位串的RLL解码器。 RLL编码器以满足关于连续零串的多个约束条件的高编码率将信息位串编码为游程长度受限码的码位串。 RLL解码器将由RLL编码器编码的码位串解码为信息位串。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式