会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明申请
    • High voltage semiconductor device with lateral series capacitive structure
    • 具有横向串联电容结构的高压半导体器件
    • US20070262398A1
    • 2007-11-15
    • US11801819
    • 2007-05-10
    • Mohamed DarwishRobert Yang
    • Mohamed DarwishRobert Yang
    • H01L29/76
    • H01L29/7835H01L29/0634H01L29/0692H01L29/407H01L29/66659
    • According to the present invention, semiconductor device breakdown voltage can be increased by embedding field shaping regions within a drift region of the semiconductor device. A controllable current path extends between two device terminals on the top surface of a planar substrate, and the controllable current path includes the drift region. Each field shaping region includes two or more electrically conductive regions that are electrically insulated from each other, and which are capacitively coupled to each other to form a voltage divider dividing a potential between the first and second terminals. One or more of the electrically conductive regions are isolated from any external electrical contact. Such field shaping regions can provide enhanced electric field uniformity in current-carrying parts of the drift region, thereby increasing device breakdown voltage.
    • 根据本发明,可以通过在半导体器件的漂移区域内嵌入场成形区域来增加半导体器件击穿电压。 可控电流路径在平面基板的顶表面上的两个器件端子之间延伸,并且可控电流路径包括漂移区域。 每个场整形区域包括彼此电绝缘并且彼此电容耦合以形成分压第一和第二端子之间的电势的分压器的两个或更多个导电区域。 一个或多个导电区域与任何外部电触点隔离。 这种场成形区域可以在漂移区域的载流部分中提供增强的电场均匀性,从而增加器件击穿电压。
    • 15. 发明申请
    • Increasing breakdown voltage in semiconductor devices with vertical series capacitive structures
    • 增加具有垂直串联电容结构的半导体器件中的击穿电压
    • US20060255401A1
    • 2006-11-16
    • US11202523
    • 2005-08-11
    • Robert YangFrancois Hebert
    • Robert YangFrancois Hebert
    • H01L29/76H01L29/94
    • H01L29/7802H01L29/407H01L29/4236H01L29/7395H01L29/74H01L29/7803H01L29/7811H01L29/7813H01L29/861
    • This invention relates to an apparatus and method for achieving high breakdown voltage and low on-resistance in semiconductor devices that have top, intermediate and bottom regions with a controllable current path traversing any of these regions. The device has an insulating trench that is coextensive with the top and intermediate regions and girds these regions from at least one side and preferably from both or all sides. A series capacitive structure with a biased top element and a number of floating elements is disposed in the insulating trench, and the intermediate region is endowed with a capacitive property that is chosen to establish a capacitive interaction or coupling between the series capacitive structure and the intermediate region so that the breakdown voltage VBD is maximized and on-resistance is minimized. The capacitive property of the intermediate region is established by an appropriately chosen material constitution and is further controlled by a predetermined constitution of the insulating trench. The apparatus and method of invention are useful in any number of semiconductor devices including, among other, transistors, bipolar transistors, MOSFETs, JFETs, thyristors and diodes.
    • 本发明涉及一种用于实现半导体器件中的高击穿电压和低导通电阻的装置和方法,所述半导体器件具有穿过任何这些区域的可控电流路径的顶部,中间和底部区域。 该装置具有与顶部和中间区域共同延伸的绝缘沟槽,并且从至少一个侧面,优选地从两侧或全部侧面将这些区域线化。 具有偏置顶部元件和多个浮动元件的串联电容结构设置在绝缘沟槽中,并且中间区域具有被选择用于建立串联电容结构和中间体之间的电容性相互作用或耦合的电容性质 区域,使得击穿电压V BAT最大化,导通电阻最小化。 通过适当选择的材料结构建立中间区域的电容性质,并通过绝缘沟槽的预定结构进一步控制。 本发明的装置和方法可用于任何数量的半导体器件,其中包括晶体管,双极晶体管,MOSFET,JFET,晶闸管和二极管。
    • 19. 发明授权
    • Low profile zero insertion force socket
    • 低调零插入力插座
    • US6099321A
    • 2000-08-08
    • US146998
    • 1998-09-04
    • Robert G. McHughNick LinRobert Yang
    • Robert G. McHughNick LinRobert Yang
    • H01R13/193H05K7/10H01R4/50
    • H01R13/193H05K7/1007
    • A zero insertion force socket for connecting a CPU to a printed circuit board consists of a dielectric base receiving a number of contacts therein, and a cover movably mounted on the base between a closed position and an open position. At the open position, pins of the CPU extending through the cover into the base are each received in a space defined within an arc section of the corresponding contact. At the closed position, each pin is moved to be clamped between fixed and movable contacting sections of the corresponding contact. The movable contacting section connects with the fixed contacting section via the arc section providing the clamping force. Each fixed contacting section connects with a tail portion located therebelow for being soldered to the printed circuit board.
    • 用于将CPU连接到印刷电路板的零插入力插座由在其中容纳多个触点的电介质基座和可移动地安装在基座上的关闭位置和打开位置之间的盖组成。 在打开位置,通过盖延伸到基座中的CPU的引脚分别接收在相应触点的弧形部分内限定的空间中。 在关闭位置,每个销被移动以夹紧在相应接触件的固定和可动接触部分之间。 可动接触部通过提供夹紧力的电弧部与固定接触部连接。 每个固定接触部分与位于其下方的尾部连接以焊接到印刷电路板。