会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 24. 发明申请
    • PITCH REDUCED PATTERNS RELATIVE TO PHOTOLITHOGRAPHY FEATURES
    • 相对于光刻特征的PITCH减少图案
    • US20070161251A1
    • 2007-07-12
    • US11681027
    • 2007-03-01
    • Luan TranWilliam RerichaJohn LeeRamakanth AlapatiSheron HonarkhahShuang MengPuneet SharmaJingyi BaiZhiping YinPaul MorganMirzafer AbatchevGurtej SandhuD. Durcan
    • Luan TranWilliam RerichaJohn LeeRamakanth AlapatiSheron HonarkhahShuang MengPuneet SharmaJingyi BaiZhiping YinPaul MorganMirzafer AbatchevGurtej SandhuD. Durcan
    • H01L21/302
    • H01L21/0338H01L21/0337H01L21/3086H01L21/3088
    • Differently-sized features of an integrated circuit are formed by etching a substrate using a mask which is formed by combining two separately formed patterns. Pitch multiplication is used to form the relatively small features of the first pattern and conventional photolithography used to form the relatively large features of the second pattern. Pitch multiplication is accomplished by patterning a photoresist and then etching that pattern into an amorphous carbon layer. Sidewall spacers are then formed on the sidewalls of the amorphous carbon. The amorphous carbon is removed, leaving behind the sidewall spacers, which define the first mask pattern. A bottom anti-reflective coating (BARC) is then deposited around the spacers to form a planar surface and a photoresist layer is formed over the BARC. The photoresist is next patterned by conventional photolithography to form the second pattern, which is then is transferred to the BARC. The combined pattern made out by the first pattern and the second pattern is transferred to an underlying amorphous silicon layer and the pattern is subjected to a carbon strip to remove BARC and photoresist material. The combined pattern is then transferred to the silicon oxide layer and then to an amorphous carbon mask layer. The combined mask pattern, having features of difference sizes, is then etched into the underlying substrate through the amorphous carbon hard mask layer.
    • 通过使用通过组合两个单独形成的图案形成的掩模蚀刻衬底来形成集成电路的不同尺寸的特征。 间距乘法用于形成第一图案的相对较小的特征以及用于形成第二图案的较大特征的常规光刻。 间距倍增通过对光致抗蚀剂进行图案化,然后将该图案蚀刻成无定形碳层来实现。 然后在无定形碳的侧壁上形成侧壁间隔物。 去除无定形碳,留下限定第一掩模图案的侧壁间隔物。 然后将底部抗反射涂层(BARC)沉积在间隔物周围以形成平坦表面,并且在BARC上形成光致抗蚀剂层。 接下来通过常规光刻法将光致抗蚀剂图案化以形成第二图案,然后将其转印到BARC。 通过第一图案和第二图案形成的组合图案被转印到下面的非晶硅层,并且图案经受碳带以去除BARC和光致抗蚀剂材料。 然后将组合图案转移到氧化硅层,然后转移到无定形碳掩模层。 具有不同尺寸特征的组合掩模图案然后通过无定形碳硬掩模层蚀刻到下面的衬底中。
    • 26. 发明申请
    • Pitch reduced patterns relative to photolithography features
    • 相对于光刻特征的间距减小
    • US20060211260A1
    • 2006-09-21
    • US11214544
    • 2005-08-29
    • Luan TranWilliam RerichaJohn LeeRamakanth AlapatiSheron HonarkhahShuang MengPuneet SharmaJingyi (Jenny) BaiZhiping YinPaul MorganMirzafer AbatchevGurtej SandhuD. Durcan
    • Luan TranWilliam RerichaJohn LeeRamakanth AlapatiSheron HonarkhahShuang MengPuneet SharmaJingyi (Jenny) BaiZhiping YinPaul MorganMirzafer AbatchevGurtej SandhuD. Durcan
    • H01L21/31
    • H01L21/0338H01L21/0337H01L21/3086H01L21/3088
    • Differently-sized features of an integrated circuit are formed by etching a substrate using a mask which is formed by combining two separately formed patterns. Pitch multiplication is used to form the relatively small features of the first pattern and conventional photolithography used to form the relatively large features of the second pattern. Pitch multiplication is accomplished by patterning a photoresist and then etching that pattern into an amorphous carbon layer. Sidewall spacers are then formed on the sidewalls of the amorphous carbon. The amorphous carbon is removed, leaving behind the sidewall spacers, which define the first mask pattern. A bottom anti-reflective coating (BARC) is then deposited around the spacers to form a planar surface and a photoresist layer is formed over the BARC. The photoresist is next patterned by conventional photolithography to form the second pattern, which is then is transferred to the BARC. The combined pattern made out by the first pattern and the second pattern is transferred to an underlying amorphous silicon layer and the pattern is subjected to a carbon strip to remove BARC and photoresist material. The combined pattern is then transferred to the silicon oxide layer and then to an amorphous carbon mask layer. The combined mask pattern, having features of difference sizes, is then etched into the underlying substrate through the amorphous carbon hard mask layer.
    • 通过使用通过组合两个单独形成的图案形成的掩模蚀刻衬底来形成集成电路的不同尺寸的特征。 间距乘法用于形成第一图案的相对较小的特征以及用于形成第二图案的较大特征的常规光刻。 间距倍增通过对光致抗蚀剂进行图案化,然后将该图案蚀刻成无定形碳层来实现。 然后在无定形碳的侧壁上形成侧壁间隔物。 去除无定形碳,留下限定第一掩模图案的侧壁间隔物。 然后将底部抗反射涂层(BARC)沉积在间隔物周围以形成平坦表面,并且在BARC上形成光致抗蚀剂层。 接下来通过常规光刻法将光致抗蚀剂图案化以形成第二图案,然后将其转印到BARC。 通过第一图案和第二图案形成的组合图案被转印到下面的非晶硅层,并且图案经受碳带以去除BARC和光致抗蚀剂材料。 然后将组合图案转移到氧化硅层,然后转移到无定形碳掩模层。 具有不同尺寸特征的组合掩模图案然后通过无定形碳硬掩模层蚀刻到下面的衬底中。