专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20100208883A1 PROTECTION OF A MODULAR EXPONENTIATION CALCULATION PERFORMED BY AN INTEGRATED CIRCUIT 有权
标题翻译：集成电路执行的模块化指令计算的保护
公开(公告)号：US20100208883A1
公开(公告)日：2010-08-19
申请号：US11917347
申请日：2006-06-14
申请人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
发明人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
IPC分类号： H04L9/28
CPC分类号： G06F7/723 , G06F2207/7252 , H04L9/003
摘要： The invention concerns a method and a circuit for protecting a numerical quantity (d) contained in an integrated circuit (1) on a first number of bits (n), in a modular exponentiation computing of a data (M) by said numerical quantity, which consists in: selecting at least one second number (j) included between the unit and said first number minus two; dividing said numerical quantity into at least two parts, a first part (d(j−1, 0)) comprising, from the bit of rank null, a number of bits equal to said second number, a second part (d(n−1, j)) comprising the remaining bits; for each part of the quantity, computing a first modular exponentiation (23, 33) of said data by the part concerned and a second modular exponentiation (36, 34) of the result of the first by the FIG. 2 exponentiated to the power of the rank of the first bit of the part concerned; and computing (35) the product of the results of the first and second modular exponentiations.
摘要翻译：本发明涉及一种方法和电路，用于通过数字量（M）的模幂运算来保护包含在第一位数（n）上的集成电路（1）中的数值（d）其包括：选择包括在所述单元和所述第一数字之间的至少一个第二数字（j）减去两个; 将所述数值分成至少两部分，第一部分（d（j-1,0）），其包括从秩零的比特数等于所述第二数的比特数，第二部分（d（n- 1，j））; 对于数量的每个部分，由相关部分计算所述数据的第一模幂（23,33）和由图1的第一个结果的第二模幂（36,34）。 2指数与有关部分的第一位的等级的权力; 并计算（35）第一和第二模幂的结果的乘积。

22. 发明授权

US07747665B2 Standardization of a noise source for random number generation 有权
标题翻译：用于随机数生成的噪声源的标准化
公开(公告)号：US07747665B2
公开(公告)日：2010-06-29
申请号：US10927697
申请日：2004-08-27
申请人： Pierre-Yvan Liardet , Yannick Teglia , Ambroise Tomei
发明人： Pierre-Yvan Liardet , Yannick Teglia , Ambroise Tomei
IPC分类号： G06F7/58
CPC分类号： G06F7/58
摘要： A method and a circuit for standardizing a noise source providing an initial bit flow, including dividing the initial bit flow into bit words of identical lengths, and assigning an output state according to the states of the bits of the current word and to a pre-established assignment rule, the assignment rule being inverted according to the occurrence, in the initial bit flow, of words, all the bits of which have identical states.
摘要翻译：一种用于标准化提供初始比特流的噪声源的方法和电路，包括将初始比特流分成相同长度的比特字，并根据当前单词的比特的状态分配输出状态，建立的分配规则，分配规则根据在初始位流中出现的字，其全部位具有相同的状态而被反转。

23. 发明授权

US07716459B2 Protection of a program jump from fault injection by masking a memory address with a random number 有权
标题翻译：通过用随机数屏蔽存储器地址来保护程序跳过故障注入
公开(公告)号：US07716459B2
公开(公告)日：2010-05-11
申请号：US11126937
申请日：2005-05-11
申请人： Pierre Elias , Pierre-Yvan Liardet , Yannick Teglia
发明人： Pierre Elias , Pierre-Yvan Liardet , Yannick Teglia
IPC分类号： G06F9/32
CPC分类号： G06F9/30094 , G06F9/30058 , G06F21/755
摘要： A method for performing at least one jump in a program executed by a processor, including determining a result over several bits as an indicator that a desired condition has been complied with, the result corresponding to an operation taking into account at least one predetermined value and at least one current value; and calculating a jump address which is a function of the result.
摘要翻译：一种用于在由处理器执行的程序中执行至少一个跳转的方法，包括确定几比特的结果作为所需条件已经被遵守的指标，所述结果对应于考虑到至少一个预定值的操作，以及至少一个当前值; 并计算作为结果的函数的跳转地址。

24. 发明申请

US20080285745A1 Processor for Executing an Aes-Type Algorithm 有权
标题翻译：用于执行Aes类型算法的处理器
公开(公告)号：US20080285745A1
公开(公告)日：2008-11-20
申请号：US11547195
申请日：2004-03-29
申请人： Yannick Teglia , Fabrice Romain , Pierre-Yvan Liardet , Pasqualina Fragneto , Fabio Sozzani , Guido Bertoni
发明人： Yannick Teglia , Fabrice Romain , Pierre-Yvan Liardet , Pasqualina Fragneto , Fabio Sozzani , Guido Bertoni
IPC分类号： H04L9/06
CPC分类号： H04L9/0631 , H04L9/003 , H04L2209/046 , H04L2209/08 , H04L2209/122
摘要： A processor for executing a Rijndeal algorithm which applies a plurality of encryption rounds to a data block array in order to obtain an array of identical size, each round involving a key block array and a data block substitution table, wherein said processor comprises: a first input register (102) containing an input data block column; an output register (111) containing an output data block column or an intermediate block column; a second input register (101) containing a key block column or the intermediate data blocks; a block substitution element (104) receiving the data one block at a time following the selection (103) thereof in the first register and providing, for each block, a column of blocks; an element (109) applying a cyclic permutation to the substitution circuit column blocks; and an Exclusive-OR combination element (110) combining the permutation circuit column blocks with the content of the second register, the result of said combination being loaded into the output register.
摘要翻译：一种用于执行Rijndeal算法的处理器，该Rijndeal算法将多个加密回合应用于数据块阵列，以便获得相同大小的阵列，每轮涉及密钥块阵列和数据块替换表，其中所述处理器包括：第一输入寄存器（102），其包含输入数据块列; 包含输出数据块列或中间块列的输出寄存器（111）; 包含密钥块列或中间数据块的第二输入寄存器（101）; 块替换元件（104）在第一寄存器中的选择（103）之后的时间接收数据一个块，并为每个块提供一列块; 向替代电路列块施加循环置换的元件（109）; 以及将置换电路列块与第二寄存器的内容组合的异或组合元件（110），所述组合的结果被加载到输出寄存器中。

25. 发明授权

US07363547B2 Error-detection cell for an integrated processor 有权
标题翻译：用于集成处理器的错误检测单元
公开(公告)号：US07363547B2
公开(公告)日：2008-04-22
申请号：US10886992
申请日：2004-07-08
申请人： Yannick Teglia , Pierre-Yvan Liardet
发明人： Yannick Teglia , Pierre-Yvan Liardet
IPC分类号： G06F11/00
CPC分类号： G06F11/0751 , G06F11/0721 , G06F21/52 , G06F21/71
摘要： A cell for detecting a disturbance capable of affecting the operation of a processor in which it is integrated, including circuitry for holding an invariant in normal operation of the processor and for detecting an invariant loss consecutive to the occurrence of a disturbance.
摘要翻译：一种用于检测能够影响其被整合的处理器的操作的干扰的单元，包括用于在处理器的正常操作中保持不变量并用于检测与干扰发生相关的不变损耗的电路。

26. 发明申请

US20080056489A1 SCRAMBLING OF A CALCULATION PERFORMED ACCORDING TO AN RSA-CRT ALGORITHM 有权
标题翻译：根据RSA-CRT算法执行计算的扫描
公开(公告)号：US20080056489A1
公开(公告)日：2008-03-06
申请号：US11846649
申请日：2007-08-29
申请人： Pierre-Yvan Liardet , Yannick Teglia
发明人： Pierre-Yvan Liardet , Yannick Teglia
IPC分类号： H04L9/30 , G06F7/72
CPC分类号： G06F7/723 , G06F2207/7238
摘要： A method and a circuit for scrambling an RSA-CRT algorithm calculation by an electronic circuit, in which a result is obtained from two modular exponentiation calculations, each providing a partial result, and from a recombination step, and in which a first step adds a digital quantity to at least one first partial result before said recombination step; and a second step cancels the effects of this quantity after the recombination step.
摘要翻译：一种用于通过电子电路对RSA-CRT算法进行加扰的方法和电路，其中从两个模幂运算获得结果，每个提供部分结果，并且从复合步骤获得结果，其中第一步骤数字量到所述重组步骤之前的至少一个第一部分结果; 并且第二步骤在复合步骤之后取消该量的影响。

27. 发明申请

US20070180319A1 Protection of the execution of a program executed by an integrated circuit 有权
标题翻译：保护由集成电路执行的程序的执行
公开(公告)号：US20070180319A1
公开(公告)日：2007-08-02
申请号：US11640450
申请日：2006-12-15
申请人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
发明人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
IPC分类号： G06F11/00
CPC分类号： G06F11/28
摘要： A method and a circuit for protecting the execution of a program, including initializing at least one counter, carrying on with the normal program execution, interrupting this execution when the counter reaches a given value, and executing at least one integrity check of the calculation after this interrupt.
摘要翻译：一种用于保护程序的执行的方法和电路，包括初始化至少一个计数器，在正常程序执行时进行，当计数器达到给定值时中断该执行，并且在执行计算的至少一个完整性检查后这个中断。

28. 发明申请

US20070159882A1 Protection of the flow of a program executed by an integrated circuit or of data contained in this circuit 有权
标题翻译：保护由集成电路或该电路中包含的数据执行的程序的流程
公开(公告)号：US20070159882A1
公开(公告)日：2007-07-12
申请号：US11641550
申请日：2006-12-19
申请人： Pierre-Yvan Liardet , Yannick Teglia , Alain Pomet
发明人： Pierre-Yvan Liardet , Yannick Teglia , Alain Pomet
IPC分类号： G11C16/04 , G11C11/34
CPC分类号： G06F21/75 , G06F21/755 , G06F21/77
摘要： A method for protecting an integrated circuit, including at least one non-volatile memory, including the steps of detecting a possible disturbance in the flow of a program executed by the integrated circuit, modifying the value of a digital variable in a volatile storage element in case of a disturbance detection and, in a way independent in time from the detection, intervening upon the non-volatile memory according to the value of said variable.
摘要翻译：一种用于保护包括至少一个非易失性存储器的集成电路的方法，包括以下步骤：检测由集成电路执行的程序的流动中可能的干扰，修改易失性存储元件中的数字变量的值干扰检测的情况，并且以与检测不同的时间独立的方式，根据所述变量的值插入在非易失性存储器上。

29. 发明申请

US20070150952A1 Protection of the execution of a program 有权
标题翻译：保护程序的执行
公开(公告)号：US20070150952A1
公开(公告)日：2007-06-28
申请号：US11481432
申请日：2006-07-05
申请人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
发明人： Yannick Teglia , Pierre-Yvan Liardet , Alain Pomet
IPC分类号： G06F12/14
CPC分类号： G06F21/77 , G06F11/0757 , G06F21/75 , G06Q20/341 , G07F7/082 , G07F7/084 , G07F7/1008
摘要： A method for protecting the execution of a main program against possible traps, including, on occurrence of an instruction from the main program, starting a time counter of a given count according to next instructions of the main program, and executing, once the counter has reached its count, at least one instruction of a secondary program from which the result of the main program depends.
摘要翻译：一种用于保护主程序的执行免受可能的陷阱的方法，包括在发生来自主程序的指令时，根据主程序的下一个指令启动给定计数的时间计数器，一旦计数器具有达到其计数，至少一个辅助程序的指令，主程序的结果从该程序所依赖。

30. 发明申请

US20070116289A1 Non-deterministic number generation 有权
标题翻译：非确定性数字生成
公开(公告)号：US20070116289A1
公开(公告)日：2007-05-24
申请号：US11481298
申请日：2006-07-05
申请人： Yannick Teglia , Pierre-Yvan Liardet
发明人： Yannick Teglia , Pierre-Yvan Liardet
IPC分类号： H04K1/00
CPC分类号： H04L9/001 , G06F7/588 , H04L9/0861
摘要： A method for determining the entropy of a noise source providing a bit flow, a method and a device for generating a bit flow, including parallelizing the bit flow to obtain first words over a first number of bits, applying to the successive words a compression function, and evaluating a second number of bits over which the compression function provides its results, the second number representing the number of useful bits in the first words.
摘要翻译：一种用于确定提供比特流的噪声源的熵的方法，用于产生比特流的方法和装置，包括并行化所述比特流以在第一比特数量上获得第一个字，向所述连续词应用压缩函数，并且评估所述压缩函数提供其结果的第二数量的比特，所述第二数字表示所述第一个词中的有用比特的数量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式