专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明授权

US09842043B2 System and method to implement an electronic document based automated testing of a software application 有权
公开(公告)号：US09842043B2
公开(公告)日：2017-12-12
申请号：US14623746
申请日：2015-02-17
申请人： Hariprakash Agrawal
发明人： Hariprakash Agrawal
IPC分类号： G06F11/00 , G06F11/36
CPC分类号： G06F11/3688 , G06F11/3664 , G06F11/3692
摘要： A system for testing a software application includes (a) a memory unit includes a database and a set of modules; and (b) a processor that executes the set of modules. The set of modules include (i) a test case module that processes an input received from a user through a first user interface view of an electronic document; (ii) a test action module that processes an input includes (a) keywords in a second user interface view of the electronic document, and (b) unique identification number for each of the one or more test action, (iii) a test case execution module that executes the test case by executing the one or more action item; (iv) a comparison module that compare the obtained test case execution result with a predetermined result; and (v) a validation module that validate the software application based on the comparison.

82. 发明授权

US09826609B1 Stroboscopic lamp apparatuses 有权
公开(公告)号：US09826609B1
公开(公告)日：2017-11-21
申请号：US15636618
申请日：2017-06-28
申请人： QuanZhou Sambo Electronics Co., LTD.
发明人： Zhibao Zhang , ZhiZhi Zhang
IPC分类号： H05B33/08 , H05B37/02 , H05B41/34 , F21S10/06 , F21K9/00 , H04W52/00
CPC分类号： H05B41/34 , F21K9/00 , F21S10/06 , F21S10/066 , F21Y2115/10 , H04W52/00 , H05B33/0845 , H05B37/02 , H05B37/0272 , H05B37/0281
摘要： The present invention discloses a stroboscopic lamp apparatus comprising a main control module and a number of LED modules. The main control module comprises a main CPU and a battery module supplying power to the stroboscopic lamp apparatus. The output terminal of the main CPU connects to two power bus lines. Each of the LED modules consists of a slave module and a number of LED wafers. The slave module comprises a slave CPU. The slave CPU comprises two bus connection pins, a number of address pins, and a number of output pins. The two bus connection pins are connected to the two power bus lines respectively. Different voltages are applied to the the address pins in order to configure different communication addresses. The output pins are connected to the plurality of the LED wafers.

83. 发明授权

US09825580B2 Method for constructing real-time solar irradiation metering network of gigawatts level photovoltaic power generation base 有权
公开(公告)号：US09825580B2
公开(公告)日：2017-11-21
申请号：US14497332
申请日：2014-09-26
申请人： State Grid Corporation of China , Gansu Electric Power Company of State Grid , Wind Power Technology Center of Gansu Electric Power Company , Tsinghua University
发明人： Ning-Bo Wang , Liang Lu , Qing-Quan Lv , Ying Qiao , Zong-Xiang Lu , Kun Ding , Shi-Yuan Zhou , Ding-Mei Wang , Ming Ma
IPC分类号： G06F17/50 , H02S10/00 , H02S50/00 , H02S50/15
CPC分类号： H02S10/00 , G06F17/50 , H02S50/00 , H02S50/15 , Y02E10/50
摘要： A method for constructing real-time solar irradiation metering network of gigawatt-level photovoltaic power generation base comprises the following steps: Spatial and temporal distribution characteristics of irradiation quantity of the target area is analyzed based on the historical observation data of the irradiation quantity. The outline location of solar irradiation metering stations is determined by dividing the typical areas where the spatial and temporal distribution characteristics are consistent. The detailed location of solar irradiation metering stations is selected based on the center location distribution of photovoltaic power station clustering. A solar irradiation metering device is constructed on the detailed location of the solar irradiation metering station.

84. 发明授权

US09811762B2 Clothing matching system and method 有权
公开(公告)号：US09811762B2
公开(公告)日：2017-11-07
申请号：US15160284
申请日：2016-05-20
申请人： Swati Shah , Shantha Pathak
发明人： Swati Shah , Shantha Pathak
IPC分类号： G06K9/00 , G06K9/62 , G06T7/90
CPC分类号： G06K9/6256 , G06K9/00362 , G06T7/90 , G06T2207/30196
摘要： A system and method for clothing matching is provided. The clothing matching system automatically processes the captured image of the user once the image is captured and identifies a face region, a torso region, and a bottom region of the user from the captured image. The clothing matching system further identifies (i) colour coordination and contrast of the captured image, (ii) a dress colour and a pattern of clothes of the user in the captured image, (iii) a body type of the user, and (iv) a skin tone of the user in the captured image. The clothing matching system communicates information related to the captured image to the server. The server receives and compares the information related to the captured image of the user with the training images/patterns stored in the ML model to compute a score for the captured image of the user for the dress combination.

85. 外观设计

USD791246S1 Dart body 有权
公开(公告)号：USD791246S1
公开(公告)日：2017-07-04
申请号：US29545327
申请日：2015-11-11
申请人： Scott Foley
设计人： Scott Foley

86. 发明授权

US09683370B2 Fascia gutter system and coverings using the same 有权
公开(公告)号：US09683370B2
公开(公告)日：2017-06-20
申请号：US14827246
申请日：2015-08-14
申请人： Mike Adams
发明人： Mike Adams
IPC分类号： E04D13/00 , E04D13/064 , E04D13/158 , E04D3/24 , E04D3/361 , E04D13/076 , E04D13/15
CPC分类号： E04D13/072 , E04D3/24 , E04D3/361 , E04D13/064 , E04D13/0648 , E04D13/076 , E04D13/0767 , E04D13/15 , E04D13/158 , E04D2003/3617
摘要： A covering employing a fascia gutter is disclosed. The fascia gutter includes a front member, bottom member, a rear member, a ledge, a guiding groove, a protrusion and a receiving space. The bottom member connects the front member to the rear member. The receiving space is defined by the front member, the bottom member, and the rear member. The ledge is connected to the rear member. An opening is defined by the ledge and the protrusion.

87. 发明授权

US09600385B2 Analyzing behavior of a device under test 有权
公开(公告)号：US09600385B2
公开(公告)日：2017-03-21
申请号：US14630919
申请日：2015-02-25
申请人： Arrow Devices Pvt Ltd
发明人： Aditya Mittal , Shrihari Voniyadka
IPC分类号： G06F11/00 , G06F11/26 , G06F11/34
CPC分类号： G06F11/261 , G06F11/3476 , G06F2201/86 , G06F2201/87
摘要： A method of analyzing behavior of a device under test includes obtaining event traces that include a current sequence trace and a reference sequence trace. The event traces include one or more transactions that include one or more properties. A list of relevant properties of one or more transactions is obtained. A first set of n-tuples including values of the relevant properties for the current sequence trace is extracted. A second set of n-tuples including values of the relevant properties for the reference sequence trace is extracted. The first set of n-tuples is compared with the second set of n-tuples to indicate one or more transaction indices corresponding to differences in transactions between the current sequence trace and the reference sequence trace. Transactions corresponding to the transaction indices are annotated to obtain annotated transactions. The current sequence trace and/or the reference sequence trace are displayed with the annotated transactions.

88. 发明授权

US09595953B2 Configuration of JFET for base drive bipolar junction transistor with automatic compensation of beta variation 有权
标题翻译：用于基极驱动双极结型晶体管的JFET配置，具有β变化的自动补偿
公开(公告)号：US09595953B2
公开(公告)日：2017-03-14
申请号：US14963476
申请日：2015-12-09
申请人： Shivaling Shrishail Mahant Shetti
发明人： Shivaling Shrishail Mahant Shetti , Vithal Dalawayi Shankar , Ameensab Mujavar Yamanursab , Nagesh Turadi Mudakappa , Bharthi Patil Shekar , Kashinath Shekugol Satyappa , Venkappa Bhajantri Hanumantappa , Suma Patil Manjanagouda , Nastheen Mokhashi Ismail
IPC分类号： H03B1/00 , H03K3/00 , H03K17/16 , H03K17/687 , H03K17/60 , H03K17/14
CPC分类号： H03K17/168 , H03K17/14 , H03K17/60 , H03K17/687
摘要： A circuit for automatically compensating beta variation by driving base of BJT with JFET is disclosed. The circuit includes a first well, a second well, a third well, one or more leakage current devices, and a varying metal connection. The first well includes first JFET J1, second JFET J2, third JFET J3 and fourth JFET J4. The input voltage value is combination of emitter to base voltage of first BJT Q1, emitter to base voltage of second BJT Q2. The second well includes first BJT Q1, second BJT Q2 and second diode D2. The third well includes first diode snubber D1. The one or more leakage current devices are connected between base of Q1 and base Q2 to remove excess leakage current across the second well. The varying metal connection is connected across the first well, the second well and the third well to obtain beta value.
摘要翻译：公开了一种通过用JFET驱动BJT基极来自动补偿β变化的电路。该电路包括第一阱，第二阱，第三阱，一个或多个漏电流器件，以及变化的金属连接。第一阱包括第一JFET J1，第二JFET J2，第三JFET J3和第四JFET J4。输入电压值是第一BJT Q1的发射极与基极电压的组合，第二BJT Q2的发射极与基极电压的组合。第二阱包括第一BJT Q1，第二BJT Q2和第二二极管D2。第三阱包括第一二极管缓冲器D1。一个或多个泄漏电流器件连接在Q1和基极Q2的基极之间，以消除穿过第二个阱的多余的漏电流。不同的金属连接跨越第一井，第二井和第三井连接，以获得β值。

89. 发明授权

US09590876B2 Centralized dashboard for monitoring and controlling various application specific network components across data centers 有权
标题翻译：集中式仪表板，用于监控和控制跨数据中心的各种应用程序特定网络组件
公开(公告)号：US09590876B2
公开(公告)日：2017-03-07
申请号：US13781999
申请日：2013-03-01
申请人： PAYODA INC.
发明人： Anand Purusothaman
IPC分类号： G06F15/177 , H04L12/26 , H04L12/24
CPC分类号： H04L43/045 , H04L41/06 , H04L41/0803 , H04L41/20 , H04L41/22 , H04L43/08 , H04L43/14
摘要： A computer implemented method for monitoring and controlling a one or more networking components in a one or more datacenters is provided. The computer implemented method includes (i) receiving, at a monitoring module, a performance data from each of the one or more networking components, (ii) storing, at a database, the performance data received from each of the one or more networking components, (iii) displaying, using a dashboard module, a dashboard that includes (a) a first traffic level managed by a first datacenter, and (b) a second traffic level managed by a second datacenter, (iv) receiving a first input includes a modification of at least one of the first traffic level and the second traffic level displayed in the dashboard, and (v) configuring, at a traffic management module, the one or more networking components in the first datacenter and the second datacenter based on the first input.
摘要翻译：提供了一种用于监视和控制一个或多个数据中心中的一个或多个网络组件的计算机实现的方法。计算机实现的方法包括（i）在监视模块处接收来自所述一个或多个网络组件中的每一个的性能数据，（ii）在数据库处存储从所述一个或多个网络组件中的每一个接收到的性能数据（iii）使用仪表板模块显示包括（a）由第一数据中心管理的第一流量级别的仪表板，和（b）由第二数据中心管理的第二流量级别，（iv）接收第一输入包括在所述仪表板中显示的所述第一流量级别和所述第二流量级别中的至少一个的修改，以及（v）在流量管理模块处，基于所述流量管理模块在所述第一数据中心和所述第二数据中心中配置所述一个或多个网络组件第一个输入。

90. 外观设计

USD779918S1 Storage compartment latch 有权
标题翻译：储物箱闩锁
公开(公告)号：USD779918S1
公开(公告)日：2017-02-28
申请号：US29543428
申请日：2015-10-23
申请人： Alfanso Lopez
设计人： Alfanso Lopez

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式