会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • ELECTRONIC CIRCUIT AND METHOD OF MANUFACTURE
    • US20210335710A1
    • 2021-10-28
    • US17274237
    • 2019-09-10
    • PRAGMATIC PRINTING LTD.
    • Brian COBB
    • H01L23/528H01L23/522H01L29/786
    • An electronic circuit is described, comprising: a first power rail; a second power rail; and a field effect transistor, FET, the FET comprising: a first terminal coupled directly or indirectly to the first power rail; a second terminal coupled directly or indirectly to the second power rail; a channel of semiconductive material connecting the first terminal to the second terminal; a gate terminal to which a voltage may be applied to control a conductivity of the channel, the channel providing a conduction path from the first terminal to the second terminal; and a gate dielectric arranged to insulate the gate terminal from the channel. The circuit further comprises a layer or other body of dielectric material, the gate dielectric being a first portion of the layer or other body of dielectric material. The first power rail comprises a first rail portion arranged on a first side of a second portion of the layer or other body of dielectric material, and the second power rail comprises a second rail portion arranged on a second side of the second portion of the layer or other body of dielectric material, the second side being opposite the first side. The second portion of the layer or other body of dielectric material separates the first and second rail portions and with the first and second rail portions provides a capacitance to the circuit.
    • 4. 发明授权
    • Structures comprising planar electronic devices
    • 包括平面电子设备的结构
    • US09018096B2
    • 2015-04-28
    • US13393811
    • 2010-09-02
    • Richard David PriceIan Barton
    • Richard David PriceIan Barton
    • H01L23/48H01L21/768
    • H01L21/76817H01L21/288H01L21/76877H01L21/7688
    • A method of manufacturing a structure comprising substantially planar electronic devices comprises providing an active material layer having a plurality of insulative features formed therein. The features at least partly inhibit electrical current flow and define at least a first substantially planar electronic device in the layer having at least first and second terminals comprising an area of the active material layer. A patterned dielectric layer having an exposed surface patterned with at least a first depression arranged over the first terminal is formed over the active material layer. Dielectric material is removed from at least a base of the first depression to expose a first terminal surface and form a hole through the dielectric material to the first terminal. The hole is at least partly filled with electrically conductive material to form an electrical connection to the first terminal. Corresponding structures and electrical circuits are also described and claimed.
    • 制造包括基本上平面的电子器件的结构的方法包括提供其中形成有多个绝缘特征的活性材料层。 所述特征至少部分地抑制电流流动并且限定所述层中的至少第一基本上平面的电子器件,其具有包括活性材料层的区域的至少第一和第二端子。 在活性材料层上形成具有图案化的至少第一凹陷的第一凹陷的图案化介电层。 电介质材料从第一凹陷的至少一个基底去除,以露出第一端子表面并且形成通过介电材料到第一端子的孔。 孔至少部分地填充有导电材料以形成与第一端子的电连接。 还描述和要求保护相应的结构和电路。