专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09741431B2 Optimal read threshold estimation 有权
公开(公告)号：US09741431B2
公开(公告)日：2017-08-22
申请号：US14937833
申请日：2015-11-10
申请人： SK hynix memory solutions inc.
发明人： Naveen Kumar , Frederick K. H. Lee , Christopher S. Tsang , Lingqi Zeng
IPC分类号： G11C11/56 , G11C16/26 , G11C16/04 , G11C16/34 , G11C29/02
CPC分类号： G11C11/5642 , G11C16/0483 , G11C16/26 , G11C16/3427 , G11C29/021 , G11C29/028
摘要： An optimal read threshold estimation method includes determining a flip difference corresponding to an optimal step size Δopt, estimating a first slope m1 at a first read point and a second slope m2 at a second read point, and obtaining an optimal read threshold (XLPopt) as the intersection of a first line with the first slope m1 and a second line with the second slope m2.

2. 发明授权

US09712189B2 Error correction capability improvement in the presence of hard bit errors 有权
公开(公告)号：US09712189B2
公开(公告)日：2017-07-18
申请号：US14527618
申请日：2014-10-29
申请人： SK hynix memory solutions inc.
发明人： Naveen Kumar , Zheng Wu , Jason Bellorado , Lingqi Zeng , Marcus Marrow
IPC分类号： H03M13/00 , H03M13/37 , H03M13/29 , G06F11/10 , H03M13/45 , H03M13/11 , H03M13/41
CPC分类号： H03M13/3784 , G06F11/1076 , H03M13/1111 , H03M13/2906 , H03M13/2957 , H03M13/4138 , H03M13/45 , H03M13/6325 , H03M13/6343 , H03M13/658
摘要： A soft output detector is programmed with a first set of parameters. Soft information is generated according to the first set of parameters, including likelihood information that spans a maximum likelihood range. Error correction decoding is performed on the soft information generated according to the first set of parameters. In the event decoding is unsuccessful, the soft output detector is programmed with a second set of parameters, soft information according is generated to the second set of parameters (including likelihood information that is scaled down from the maximum likelihood range), and error correction decoding is performed on the soft information generated according to the second set of parameters.

3. 发明授权

US09653129B2 Driver structure for chip-to-chip communications 有权
公开(公告)号：US09653129B2
公开(公告)日：2017-05-16
申请号：US14973530
申请日：2015-12-17
申请人： SK hynix memory solutions inc.
发明人： Chun-Ju Shen , Jenn-Gang Chern , Zichuan Cheng , Huei-Ching You
IPC分类号： G11C7/10
CPC分类号： G11C7/106 , G11C7/1057
摘要： Apparatus for chip-to-chip communications may include a first driving unit and a second driving unit. The first driving unit may receive input data, generate a first output data based on the input data, and output the first output data. The second driving unit may receive the input data, generate a second output data with a pre-emphasis peak and output the second output data. The second output data may be generated by delaying and inverting the input data, and have a predetermined weight.

4. 发明授权

US09378097B1 Selective copy-back 有权
标题翻译：选择性复制
公开(公告)号：US09378097B1
公开(公告)日：2016-06-28
申请号：US14249271
申请日：2014-04-09
申请人： SK hynix memory solutions inc.
发明人： Jason Bellorado , Marcus Marrow
IPC分类号： G06F11/14 , G06F11/10 , G06F11/07
CPC分类号： G06F11/102 , G06F11/073 , G06F11/076 , G06F12/00 , G06F12/0246 , G06F2212/7205 , G11C16/3418 , G11C29/52
摘要： Information associated with a neighborhood is obtained based at least in part on a source location. It is determined, based at least in part on the information associated with the determined neighborhood, whether to perform a copy back operation using a specified set of one or more read thresholds. In the event it is determined to perform the copy back operation using the specified set of read thresholds, the copy back operation is performed on the source location using the specified set of read thresholds.
摘要翻译：至少部分地基于源位置获得与邻域相关联的信息。确定至少部分地基于与所确定的邻域相关联的信息，是否使用指定的一个或多个读取阈值集来执行回复操作。在确定使用指定的一组读取阈值执行复制操作的情况下，使用指定的一组读取阈值在源位置上执行复制操作。

5. 发明授权

US09368233B2 Manufacturing testing for LDPC codes 有权
标题翻译： LDPC码制造测试
公开(公告)号：US09368233B2
公开(公告)日：2016-06-14
申请号：US14334532
申请日：2014-07-17
申请人： SK hynix memory solutions inc.
发明人： Yu Kou , Lingqi Zeng
IPC分类号： G06F11/00 , G11C29/08 , G06F11/10 , G06F11/22 , G11C29/10 , H03M13/01 , H03M13/11 , G06F11/07 , G11C29/52
CPC分类号： G11C29/08 , G06F11/076 , G06F11/1008 , G06F11/2215 , G11C29/10 , G11C29/52 , H03M13/01 , H03M13/1102
摘要： An amount of time and an error rate function are received, where the error rate function defines a relationship between a number of iterations associated with iterative decoding and an error rate. A testing error rate is determined based at least in part on the amount of time. The number of iterations which corresponds to the testing error rate in the error rate function is selected to be a testing number of iterations; the testing error rate and the testing number of iterations are associated with testing storage media using iterative decoding.
摘要翻译：接收时间量和错误率函数，其中错误率函数定义了与迭代解码相关联的迭代次数与错误率之间的关系。至少部分地基于时间量确定测试错误率。将错误率函数中的测试错误率对应的迭代次数选为迭代的测试次数; 测试错误率和测试次数与使用迭代解码测试存储介质相关联。

6. 发明授权

US09276614B2 Buffer management in a turbo equalization system 有权
标题翻译： turbo均衡系统中的缓冲区管理
公开(公告)号：US09276614B2
公开(公告)日：2016-03-01
申请号：US14464582
申请日：2014-08-20
申请人： SK hynix memory solutions inc.
发明人： Xiangyu Tang , Yu Kou , Lingqi Zeng
IPC分类号： H03M13/03 , H03M13/41 , H03M13/11 , G06F11/10 , H03M13/29 , H03M13/00
CPC分类号： H03M13/2963 , G06F11/10 , H03M13/1111 , H03M13/1125 , H03M13/1128 , H03M13/2957 , H03M13/413 , H03M13/4138 , H03M13/6331
摘要： A plurality of partially-decoded codewords that have been processed at least once by a first and a second error correction decoder is stored. A plurality of metrics associated with how close a corresponding partially-decoded codeword is to being successfully decoded is stored. From the plurality of partially-decoded codewords, a codeword having a metric indicating that that codeword is the closest to being successfully decoded by the first error correction decoder and the second error correction decoder is selected. The selected codeword is output to the first error correction decoder.
摘要翻译：存储已被第一和第二纠错解码器处理至少一次的多个部分解码码字。存储与相应的部分解码的码字的接近程度相关联的多个度量被成功地解码。从所述多个部分解码的码字中，选择具有指示所述码字最接近于由所述第一纠错解码器和所述第二纠错解码器成功解码的度量的码字。所选择的码字被输出到第一纠错解码器。

7. 发明授权

US09269449B2 Generating read thresholds using gradient descent and without side information 有权
标题翻译：使用梯度下降和无旁边信息生成读取阈值
公开(公告)号：US09269449B2
公开(公告)日：2016-02-23
申请号：US14550764
申请日：2014-11-21
申请人： SK hynix memory solutions inc.
发明人： Frederick K. H. Lee , Jason Bellorado , Arunkumar Subramanian , Lingqi Zeng , Xiangyu Tang , Ameen Aslam
IPC分类号： G11C11/34 , G11C16/26 , G11C16/10 , G11C11/56 , G11C16/04 , G11C16/34 , G11C16/06
CPC分类号： G11C16/26 , G11C11/5628 , G11C16/0483 , G11C16/06 , G11C16/10 , G11C16/3404
摘要： A first bit position of a cell in solid state storage is read where a sorting bit is obtained using the read of the first bit position. A second bit position of the cell is read for a first time, including by setting a first read threshold associated with the second bit position to a first value and setting a second read threshold associated with the second bit position to a second value. The second bit position of the cell is read for a second time, including by setting the first read threshold to a third value and setting the second read threshold to a fourth value. A new value for the first read threshold and for the second read threshold is generated using the sorting bit, the first read, and the second read.
摘要翻译：读取固态存储器中的单元的第一位位置，其中使用第一位位置的读取获得排序位。第一次读取单元的第二位位置，包括通过将与第二位位置相关联的第一读取阈值设置为第一值并将与第二位位置相关联的第二读取阈值设置为第二值。第二次读取单元的第二位位置，包括通过将第一读取阈值设置为第三值并将第二读取阈值设置为第四值。使用排序位，第一读取和第二读取生成第一读取阈值和第二读取阈值的新值。

8. 发明授权

US09183095B1 Recovering from a program failure by combining write data 有权
标题翻译：通过组合写入数据来恢复程序故障
公开(公告)号：US09183095B1
公开(公告)日：2015-11-10
申请号：US14094648
申请日：2013-12-02
申请人： SK hynix memory solutions inc.
发明人： Derrick Preston Chu , Nandan Sridhar , Ameen Aslam
IPC分类号： G06F11/00 , G06F11/14
CPC分类号： G06F11/108 , G06F11/1012 , G06F11/1458
摘要： A plurality of write data is received and combined to obtain backup write data. The plurality of write data is stored in storage. On a storage controller, the plurality of write data is released without waiting for a confirmation associated with writing the plurality of write data to the storage. The backup write data is stored.
摘要翻译：接收并组合多个写入数据以获得备份写入数据。多个写入数据被存储在存储器中。在存储控制器上，释放多个写入数据，而不用等待与将多个写入数据写入存储器相关联的确认。存储备份写入数据。

9. 发明授权

US09159422B1 Cross page management to avoid NAND physical page size limitation 有权
标题翻译：跨页面管理，以避免NAND物理页面大小的限制
公开(公告)号：US09159422B1
公开(公告)日：2015-10-13
申请号：US13445139
申请日：2012-04-12
申请人： Meng-Kun Lee , Priyanka Thakore , Derrick Preston Chu
发明人： Meng-Kun Lee , Priyanka Thakore , Derrick Preston Chu
IPC分类号： G11C29/18 , G11C16/04 , G11C16/10
CPC分类号： G11C16/04 , G06F11/1048 , G11C16/0483 , G11C16/08 , G11C16/10 , G11C16/107 , G11C16/26
摘要： A method of writing data to non-volatile computer storage is disclosed. A logical page of data is received and stored in an intermediate storage. A first portion of the logical page is read from the intermediate storage and written to a first physical page in the non-volatile computer storage. A second portion of the logical page is read from the intermediate storage and written to a second physical page in the non-volatile computer storage. A method of reading data from non-volatile computer storage is disclosed. A first portion of a logical page is read from a first physical page in the non-volatile computer storage and written in an intermediate storage. A second portion of the logical page is read from a second physical page and written in the intermediate storage. The first portion and the second portion of the logical page are concatenated to form the logical page.
摘要翻译：公开了向非易失性计算机存储器写入数据的方法。数据的逻辑页被接收并存储在中间存储器中。从中间存储器读取逻辑页面的第一部分并写入非易失性计算机存储器中的第一物理页面。逻辑页面的第二部分从中间存储器读取并写入非易失性计算机存储器中的第二物理页面。公开了一种从非易失性计算机存储器读取数据的方法。从非易失性计算机存储器中的第一物理页面读取逻辑页面的第一部分并将其写入中间存储器。逻辑页面的第二部分从第二物理页面读取并写入中间存储器。逻辑页面的第一部分和第二部分被级联以形成逻辑页面。

10. 发明授权

US09128710B2 Power saving techniques that use a lower bound on bit errors 有权
标题翻译：使用位错误下限的省电技术
公开(公告)号：US09128710B2
公开(公告)日：2015-09-08
申请号：US13902410
申请日：2013-05-24
申请人： SK hynik memory solutions inc.
发明人： Arunkumar Subramanian , Frederick K. H. Lee , Jason Bellorado , Xiangyu Tang , Lingqi Zeng
IPC分类号： G06F1/32 , G11C7/00
CPC分类号： G06F1/3206 , G06F1/32 , G06F1/3225 , G06F1/3234 , G06F1/3275 , G06F1/3287 , G11C7/00 , Y02D10/13 , Y02D10/14
摘要： A read back bit sequence and charge constraint information are obtained. A lower bound on a number of bit errors associated with the read back bit sequence is determined based at least in part on the read back bit sequence and the charge constraint information. The lower bound and an error correction capability threshold associated with an error correction decoder are compared. In the event the lower bound is greater than or equal to the error correction capability threshold, an error correction decoding failure is predicted and in response to the prediction a component is configured to save power.
摘要翻译：获得回读比特序列和电荷约束信息。至少部分地基于回读比特序列和电荷约束信息来确定与回读比特序列相关联的多个比特错误的下限。比较与纠错解码器相关联的下限和纠错能力阈值。在下限大于或等于纠错能力阈值的情况下，预测出纠错解码失败，并且响应于该预测，将部件配置为节省功率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式