专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130155274A1 AUTO WHITE BALANCE ADJUSTMENT SYSTEM, AUTO WHITE BALANCE ADJUSTMENT METHOD, AND CAMERA MODULE 有权
标题翻译：自动白平衡调整系统，自动白平衡调整方法和摄像机模块
公开(公告)号：US20130155274A1
公开(公告)日：2013-06-20
申请号：US13611688
申请日：2012-09-12
申请人： Akira YOSHINO , Keiichiro Yanagida , Noriko Matsuo
发明人： Akira YOSHINO , Keiichiro Yanagida , Noriko Matsuo
IPC分类号： H04N9/73
CPC分类号： H04N9/735
摘要： According to one embodiment, a white balance fine adjustment starting instruction unit determines whether to start fine adjustment in white balance using a first threshold value. The white balance fine adjustment starting instruction unit determines whether to keep on performing the fine adjustment using a second threshold value. The second threshold value is set for the fine adjustment based on a second color judgment gate. The second color judgment gate defines the range of a target color temperature in white balance adjustment for each light source.
摘要翻译：根据一个实施例，白平衡微调开始指令单元使用第一阈值确定是否开始白平衡的微调。白平衡微调开始指示单元确定是否使用第二阈值继续执行微调。基于第二颜色判断门对第二阈值进行微调。第二颜色判断门定义每个光源的白平衡调整中的目标色温的范围。

2. 发明申请

US20110273583A1 IMAGE PROCESSING APPARATUS, CAMERA MODULE AND ELECTRONIC DEVICE 失效
标题翻译：图像处理设备，摄像机模块和电子设备
公开(公告)号：US20110273583A1
公开(公告)日：2011-11-10
申请号：US13049466
申请日：2011-03-16
申请人： Akira YOSHINO , Keiichiro YANAGIDA , Teppei NAKANO
发明人： Akira YOSHINO , Keiichiro YANAGIDA , Teppei NAKANO
IPC分类号： H04N9/73
CPC分类号： H04N9/735
摘要： According to one embodiment, a false color mask signal generation circuit generates a false color pixel mask signal to exclude false color component pixels based on an edge component signal from an edge component extraction circuit. A white balance gain calculation circuit calculates a white balance gain from an integrated value calculated by the false color component pixels being excluded based on the false color pixel mask signal.
摘要翻译：根据一个实施例，假彩色掩模信号产生电路根据来自边缘分量提取电路的边缘分量信号产生假彩色像素掩码信号以排除伪色成分像素。白平衡增益计算电路根据由假彩色像素掩模信号排除的假颜色分量像素计算出的积分值来计算白平衡增益。

3. 发明授权

US07864222B2 Automatic white balance system and automatic white balance control method 有权
标题翻译：自动白平衡系统和自动白平衡控制方式
公开(公告)号：US07864222B2
公开(公告)日：2011-01-04
申请号：US11939179
申请日：2007-11-13
申请人： Akira Yoshino , Keiichiro Yanagida , Noriko Matsuo
发明人： Akira Yoshino , Keiichiro Yanagida , Noriko Matsuo
IPC分类号： H04N9/73
CPC分类号： H04N9/735
摘要： An automatic white balance system according to an embodiment of the invention comprises a color separation and synchronization unit which has a line memory for generating a white-balance-adjusted YUV signal, a color judgment unit which judges whether or not a white balance adjustment is needed, a white balance adjustment gain computation unit which calculates a white balance adjustment gain on the basis of the result of the judgment at the color judgment unit and the white-balance-adjusted YUV signal, a reciprocal computation unit which outputs the reciprocal transformation value of the white balance adjustment gain, and a second multiplier which multiplies the white-balance-adjusted YUV signal by the reciprocal transformation value.
摘要翻译：根据本发明的实施例的自动白平衡系统包括：色分离同步单元，具有用于产生白平衡调节的YUV信号的行存储器;颜色判断单元，判断是否需要白平衡调整白平衡调整增益计算单元，其基于颜色判断单元和白平衡调节的YUV信号的判断结果来计算白平衡调整增益;倒数计算单元，其输出白平衡调整增益，以及将白平衡调整的YUV信号乘以相互变换值的第二乘法器。

4. 发明申请

US20070014155A1 Method for controlling nonvolatile memory device 有权
标题翻译：用于控制非易失性存储器件的方法
公开(公告)号：US20070014155A1
公开(公告)日：2007-01-18
申请号：US11486295
申请日：2006-07-14
申请人： Akira Yoshino
发明人： Akira Yoshino
IPC分类号： G11C16/04 , G11C11/34
CPC分类号： G11C16/0483 , G11C16/0466 , G11C16/10 , H01L27/115
摘要： Data is written to a nonvolatile memory device having a memory region of four bits or larger in one memory cell sandwiched by a source and a drain with an improved accuracy. The nonvolatile memory device includes four control gates provided between a first and a second impurity-diffused regions that are provided separately from the semiconductor substrate, and a memory cell including memory regions that are counterpart of the control gates. A method for controlling the nonvolatile memory device includes classifying the four control gates into two groups of right and left sides, and then, applying a lower voltage to an impurity-diffused region that is further from a target memory region for injecting an electron and applying a higher voltage to an impurity-diffused region that is closer the target memory region, and applying a higher voltage, the higher voltage being higher than voltages applied to other control gates.
摘要翻译：在具有提高的精度的源极和漏极夹持的一个存储单元中，将数据写入具有四位或更大存储区的非易失性存储器件。非易失性存储器件包括设置在与半导体衬底分离设置的第一和第二杂质扩散区域之间的四个控制栅极，以及包括与控制栅极对应的存储区域的存储单元。用于控制非易失性存储器件的方法包括将四个控制栅极分成两组左右两侧，然后将较低的电压施加到远离用于注入电子的目标存储区域的杂质扩散区域并施加对于更靠近目标存储区域的杂质扩散区域施加更高的电压，并且施加更高的电压，该较高的电压高于施加到其它控制栅极的电压。

5. 发明授权

US06888194B2 Nonvolatile semiconductor memory device, manufacturing method thereof, and operating method thereof 有权
标题翻译：非易失性半导体存储器件及其制造方法及其操作方法
公开(公告)号：US06888194B2
公开(公告)日：2005-05-03
申请号：US10374840
申请日：2003-02-26
申请人： Akira Yoshino
发明人： Akira Yoshino
IPC分类号： H01L21/8247 , G11C16/04 , H01L21/28 , H01L21/8246 , H01L27/115 , H01L29/788 , H01L29/792
CPC分类号： H01L27/11568 , G11C16/0475 , H01L21/28282 , H01L27/115 , H01L29/7923
摘要： Nonvolatile memory elements are disclosed which can have increased capacity, reduced operating voltage and/or faster operating speeds. According to one embodiment, a nonvolatile memory element can include a first diffusion layer (2) and a second diffusion layer (3) formed in a main surface of a substrate (1). A laminate film can be formed near a first diffusion layer (2) and/or a second diffusion layers (3) that includes a first insulating film (4a or 4), a second insulating film (5a or 5), and a third insulating film (6a or 6). A gate insulating film (7) can be formed a channel region and gate electrode (8) can be formed to cover gate insulating film (7) and the laminate film(s) that has a T-shape. A gate electrode (8) can have end portions that sandwich a first insulating film (4a or 4), a second insulating film (5a or 5), and a third insulating film (6a or 6) with a first diffusion layer (2) and/or second diffusion layer (3).
摘要翻译：公开了可以具有增加的容量，降低的操作电压和/或更快的操作速度的非易失性存储器元件。根据一个实施例，非易失性存储元件可以包括形成在基板（1）的主表面中的第一扩散层（2）和第二扩散层（3）。可以在第一扩散层（2）和/或第二扩散层（3）附近形成层压膜，所述第二扩散层包括第一绝缘膜（4a或4），第二绝缘膜（5a或5）第三绝缘膜（6a或6）。栅极绝缘膜（7）可以形成沟道区，并且可以形成栅电极（8）以覆盖栅极绝缘膜（7）和具有T形的层压膜。栅极（8）可以具有将第一绝缘膜（4a或4），第二绝缘膜（5a或5）和第三绝缘膜（6a或6）夹在第一扩散层（2）和/或第二扩散层（3）。

6. 发明授权

US5521009A Electric insulated wire and cable using the same 失效
标题翻译：电绝缘电线和电缆使用相同
公开(公告)号：US5521009A
公开(公告)日：1996-05-28
申请号：US265018
申请日：1994-06-24
申请人： Izumi Ishikawa , Isao Takahashi , Hideo Sunazuka , Akira Yoshino , Masatake Hasegawa , Motohisa Murayama
发明人： Izumi Ishikawa , Isao Takahashi , Hideo Sunazuka , Akira Yoshino , Masatake Hasegawa , Motohisa Murayama
IPC分类号： H01B3/30 , H01B3/44 , H01B7/28 , H01B7/29 , H01B7/295 , D02G3/00
CPC分类号： H01B3/44 , H01B3/30 , H01B3/441 , H01B7/2806 , H01B7/29 , H01B7/292 , H01B7/295 , Y10T428/2927 , Y10T428/2933 , Y10T428/2942 , Y10T428/2947 , Y10T428/2962
摘要： The present invention relates to an insulated wire comprising a conductor and at least two insulating layers provided on the outer periphery of the conductor. The inner insulating layer is provided directly or via another insulation on the outer periphery of the conductor and comprises a polyolefin compound containing 20 to 80 parts by weight of at least one substance selected from ethylene .alpha.-olefin copolymer, ethylene .alpha.-olefin polyene copolymer (.alpha.-olefin having the carbon numbers of C.sub.3 -C.sub.10, polyene being non-conjugated diene). The outer insulating layer is made primarily of a heat resistant resin which contains no halogen and which is a single substance or a blend of two or more substances selected from polyamide, polyphenylene sulfide, polybutylene terephthalate, polyethylene terephthalate, polyether ketone, polyether ether ketone, polyphenylene oxide, polycarbonate, polysulfone, polyether sulfon, polyether imide, polyarylate, polyamide, or a polymer alloy containing such resin as the main component.
摘要翻译：本发明涉及一种绝缘线，其包括导体和设置在导体的外周上的至少两个绝缘层。内绝缘层直接或通过导体外周上的另一绝缘体设置，并且包含含有20至80重量份的至少一种选自乙烯-α-烯烃共聚物，乙烯α-烯烃多烯共聚物碳数为C 3 -C 10的α-烯烃，多烯为非共轭二烯）。外绝缘层主要由不含卤素的耐热树脂制成，它是选自聚酰胺，聚苯硫醚，聚对苯二甲酸丁二醇酯，聚对苯二甲酸乙二醇酯，聚醚酮，聚醚醚酮，聚苯醚，聚碳酸酯，聚砜，聚醚磺酸，聚醚酰亚胺，聚芳酯，聚酰胺或以这种树脂为主要成分的聚合物合金。

7. 发明授权

US5401473A Method and apparatus for treatment of NF.sub.3 gas 失效
标题翻译： NF3气体处理方法和装置
公开(公告)号：US5401473A
公开(公告)日：1995-03-28
申请号：US137518
申请日：1993-10-18
申请人： Akira Yoshino , Takakazu Tomoda
发明人： Akira Yoshino , Takakazu Tomoda
IPC分类号： C01B21/02 , C07C17/00 , B01D50/00 , B01J8/00 , B01J21/04 , C01B7/00
CPC分类号： C01B21/02 , C07C17/00
摘要： In accordance with this invention, a waste gas containing toxic NF.sub.3 gas is contacted with a honeycomb structure of a carbonaceous material to thereby convert NF.sub.3 into nontoxic CF.sub.4 and N.sub.2 gases with high efficiency.
摘要翻译：根据本发明，含有有毒的NF 3气体的废气与碳质材料的蜂窝结构体接触，从而以高效率将NF 3转化为无毒的CF 4和N 2气体。

8. 发明授权

US5399211A Method of plating steel 失效
标题翻译：镀钢方法
公开(公告)号：US5399211A
公开(公告)日：1995-03-21
申请号：US81185
申请日：1993-06-25
申请人： Akira Yoshino , Masaaki Tahara , Haruo Senbokuya , Kenzo Kitano , Takakazu Tomoda
发明人： Akira Yoshino , Masaaki Tahara , Haruo Senbokuya , Kenzo Kitano , Takakazu Tomoda
IPC分类号： C23C2/02 , C23C4/02 , C23C8/80 , C23C14/02 , C23C28/00 , C23C2/00
CPC分类号： C23C14/02 , C23C2/02 , C23C28/00 , C23C4/02 , C23C8/80
摘要： Upon forming a plating coat on steel works, the works are held in a fluorine- or fluoride-containing gas atmosphere in a heated condition to thereby remove oxidized scales such as SiOx, MnOx and the like on the surface layer of the work and to form a fluoride layer to prevent forming new oxidized scale. The fluoride layer is easily eliminated by an action of added flux to a plating bath or by heating the fluorinated steel works in an atmosphere containing hydrogen prior to dipping in the plating bath to activate the steel surface. The activated steel surface is improved in compatibility with the plating bath and the like to realize a good quality plating coat formation.
摘要翻译：在钢厂上形成镀覆层时，工件在加热条件下保持在含氟或氟化物的气体气氛中，从而在工件的表面层上除去SiO x，MnO x等氧化物，形成氟化物层防止形成新的氧化垢。氟化物层容易通过向电镀槽中添加助熔剂的作用或通过在浸入镀液中之前在含氢气氛中加热氟化钢制品而激活钢表面而消除。活化的钢表面与镀液等的相容性提高，以实现优质的镀层形成。

9. 发明授权

US5261982A Method of manufacturing a heat insulation pipe body 失效
标题翻译：隔热管体的制造方法
公开(公告)号：US5261982A
公开(公告)日：1993-11-16
申请号：US818083
申请日：1992-01-08
申请人： Akira Yoshino
发明人： Akira Yoshino
IPC分类号： B32B15/04 , B65H81/08 , F16L59/02 , F16L59/06 , B05D1/10 , B05D1/08
CPC分类号： F16L59/027 , B65H81/08
摘要： Stainless steel foil 31 is wound spirally on the circumference of a pipe body 30 from one end to another end of the pipe body 30 to overlap itself and the periphery of the pipe body 30 is covered with the overlapped layer to give a heat insulation pipe body. The stainless steel foil 31 is wound on the circumference of the pipe body 30 from one end thereof, while ceramic particles 32 are flame sprayed to the wound part of the stainless steel foil 31 to form a ceramic particle dotted layer 33. Then on the periphery of the stainless steel foil 31 with the ceramic particle dotted layer 33 formed, a part of the stainless steel foil subsequent to one end of said stainless steel foil is wound shiftedly toward an axis direction and at the same time the newly wound stainless steel foil part is flame sprayed with ceramic particles 32 to form a ceramic particle dotted layer 33 and these steps are repeated.
摘要翻译：不锈钢箔31从管体30的一端到管体30的另一端螺旋地卷绕在管体30的周围，使其重叠，并且管体30的周围被重叠层覆盖，从而形成隔热管体。不锈钢箔31从其一端卷绕在管体30的圆周上，而将陶瓷颗粒32火焰喷涂到不锈钢箔31的卷绕部分上，形成陶瓷颗粒点状层33.然后在周边在不锈钢箔31上形成有陶瓷粒子点状层33的情况下，将不锈钢箔的一端的一部分在不锈钢箔的一端部朝向轴方向偏移地卷绕，同时新卷绕的不锈钢箔片部分用陶瓷颗粒32进行火焰喷涂以形成陶瓷颗粒点状层33，并重复这些步骤。

10. 发明授权

US5208073A Method of manufaturing a colored metallic sheet 失效
标题翻译：制作彩色金属片的方法
公开(公告)号：US5208073A
公开(公告)日：1993-05-04
申请号：US769703
申请日：1991-10-02
申请人： Akira Yoshino
发明人： Akira Yoshino
IPC分类号： B32B15/082 , B05D3/04 , C23C8/08 , C23C8/80 , C23G5/00
CPC分类号： C23C8/80 , B05D3/044 , B05D2202/00
摘要： In this invention, a method of manufacturing a colored metallic sheet comprises steps of holding a surface to be painted of metallic plates 10 in a fluorine- or fluoride-containing atmosphere in a heated condition to form a fluorided layer on the surface to be painted, removing the formed fluorided layer on the surface just before painting the surface to expose a metallic base, and painting the exposed metallic base surface.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式