专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08635263B2 Node processing device and its processing method 有权
标题翻译：节点处理设备及其处理方法
公开(公告)号：US08635263B2
公开(公告)日：2014-01-21
申请号：US13097106
申请日：2011-04-29
申请人： Hiroaki Shikano , Yuji Ogata
发明人： Hiroaki Shikano , Yuji Ogata
IPC分类号： G06F15/16
CPC分类号： H04L67/12
摘要： When the multiple sensors monitored by a sensor management unit, input sensor information into the entrance node, a sensor type identifier unit utilizes a buffer management table to buffer the data according to the sensor type. A start decision unit utilizes a processing start setting table containing accumulated start conditions for each application to execute the computation processing required by the processor units for processing the buffered sensor data according to the required application. A transmit condition decision unit decides whether or not to transmit the computation results to an external device or a CPU, and based on those decision results, transmits the computation results to the CPU or the upstream intelligent node.
摘要翻译：当由传感器管理单元监视多个传感器时，将传感器信息输入入口节点，传感器类型识别单元利用缓冲器管理表根据传感器类型缓冲数据。开始判定单元利用包含每个应用的累积开始条件的处理开始设置表，以执行处理器单元根据所需应用处理缓冲的传感器数据所需的计算处理。发送条件判定单元判定是否将计算结果发送到外部设备或CPU，并且基于这些判定结果，将计算结果发送到CPU或上游智能节点。

2. 发明申请

US20110085443A1 Packet Analysis Apparatus 审中-公开
标题翻译：分组分析装置
公开(公告)号：US20110085443A1
公开(公告)日：2011-04-14
申请号：US12994355
申请日：2009-06-01
申请人： Hiroaki Shikano
发明人： Hiroaki Shikano
IPC分类号： H04L12/56 , H04L12/26
CPC分类号： H04L43/50 , H04L41/22 , H04L41/5003
摘要： As networks have spread, various services such as video streaming and IP telephone have been achieved. Along with that, complexity of networks has advanced, but there have not been a way to manage all packets distributed on networks, and thus quality guarantee and reliability securement have been problematic. Also, an increase in cost such as recovery solution upon a failure has been a big problem. Accordingly, an IP probe which detects packets distributed on communication paths in real time and visualizing a status of the network is achieved by a heterogeneous multi-core processor including a dynamic reconfigurable processor. By changing configuration function in a packet analysis depending on characteristics of the packets, low power and high performance are achieved with flexibly handling various standards and services.Also, by allocating a plurality of nodes, a status of the whole network is visualized. In this manner, a low-power and small IP probe node is achieved, and, by arranging a plurality of the IP probe nodes on a network, movements of packets distributed on the network, which have been impossible to be observed, can be grasped in real time, and thus an improvement in network quality and a reduction in maintenance management cost are achieved.
摘要翻译：随着网络的普及，已经实现了诸如视频流和IP电话等各种服务。与此同时，网络的复杂性也有所提高，但是还没有一种管理网络上分发的数据包的方式，因此质量保证和可靠性的保证是有问题的。另外，诸如故障恢复解决方案等成本的增加一直是一个大问题。因此，通过包括动态可重构处理器的异构多核处理器来实现检测分布在通信路径上的分组在实时和可视化网络状态的分组的IP探测器。通过根据包的特性改变分组分析中的配置功能，灵活处理各种标准和服务，实现了低功耗和高性能。此外，通过分配多个节点，可视化整个网络的状态。以这种方式，实现了低功率和小型IP探测节点，并且通过在网络上布置多个IP探测节点，可以掌握不可观察到的分布在网络上的分组的移动实时地实现网络质量的提高和维护管理成本的降低。

3. 发明授权

US07340078B2 Multi-sensing devices cooperative recognition system 失效
标题翻译：多感器设备协同识别系统
公开(公告)号：US07340078B2
公开(公告)日：2008-03-04
申请号：US10876596
申请日：2004-06-28
申请人： Hiroaki Shikano , Naohiko Irie
发明人： Hiroaki Shikano , Naohiko Irie
IPC分类号： G06K9/00
CPC分类号： G06K9/00664
摘要： Disclosed here is an information processing system capable of recognizing actions and circumstances of a user with respect to both space and time as a “situation” to recognize the user's request using a plurality of sensing nodes that work cooperatively with each another, thereby responding autonomously to the user's request according to the recognition results. The plurality of sensing nodes and a responding device are disposed in a target space to build up a network for recognizing the situation in the target space. And, a plurality of recognition means are used to recognize the situation with respect to both space and time related to the existence of the user. And, an integral processing portion (master) is selected from among the plurality of sensing nodes, thereby dispersing the system load. If there are a plurality of users, the system can make recognition in accordance with the request of each of those users.
摘要翻译：这里公开了一种信息处理系统，其能够将用户相对于空间和时间的动作和情况识别为使用多个彼此协作工作的感测节点来识别用户的请求的“情况”，从而自主地响应于用户的请求根据识别结果。多个感测节点和响应装置设置在目标空间中以构建用于识别目标空间中的情况的网络。并且，使用多个识别装置来识别与用户的存在相关的空间和时间的情况。并且，从多个感测节点中选择积分处理部（主），从而分散系统负载。如果存在多个用户，则系统可以根据每个用户的请求进行识别。

4. 发明授权

US07454216B2 in-facility information provision system and in-facility information provision method 失效
标题翻译：设施内信息提供系统和设施信息提供方法
公开(公告)号：US07454216B2
公开(公告)日：2008-11-18
申请号：US11071342
申请日：2005-03-04
申请人： Hiroaki Shikano , Naohiko Irie , Atsushi Ito , Junji Inaba , Mitsuru Inoue , Kazutaka Sakai
发明人： Hiroaki Shikano , Naohiko Irie , Atsushi Ito , Junji Inaba , Mitsuru Inoue , Kazutaka Sakai
IPC分类号： H04Q7/20
CPC分类号： G06Q30/00
摘要： To enable an appropriate change of a path according to a situation of a user and a situation of a target store and the path without having a special terminal when the user of a facility utilizes the target store and an appropriate guidance, spatial recognition nodes respectively provided with a sensor and information processing equipment are installed in each location in the facility and connected via a network. The nodes recognize the position, the action and the behavior of a user of the facility. A server controlling a system manages the recognition result and constantly grasps the situation of the user. The situation of the user is recognized by the node installed at a destination and on a path, and notified to the server. The server displays appropriate path information based on the recognition result on any of plural information displays installed in the facility when the user approaches.
摘要翻译：为了在设施的用户利用目标存储和适当的指导的情况下，根据用户的情况和目标存储的情况以及路径而不具有特殊终端的路径的适当改变，分别提供了空间识别节点传感器和信息处理设备安装在设施的每个位置并通过网络连接。节点识别设施的用户的位置，动作和行为。控制系统的服务器管理识别结果并且不断掌握用户的情况。用户的情况由安装在目的地和路径上的节点识别，并通知给服务器。当用户接近时，服务器基于在设施中安装的多个信息显示器中的任一个上的识别结果来显示适当的路径信息。

5. 发明授权

US08990372B2 Operation managing device and operation management method 有权
标题翻译：操作管理设备和操作管理方法
公开(公告)号：US08990372B2
公开(公告)日：2015-03-24
申请号：US13487720
申请日：2012-06-04
申请人： Hiroaki Shikano , Junji Yamamoto , Tatsuya Saito
发明人： Hiroaki Shikano , Junji Yamamoto , Tatsuya Saito
IPC分类号： G06F15/173 , H04L12/00 , H04L12/64 , G06F13/10
CPC分类号： H04L12/00 , G06F13/10 , H04L12/6418
摘要： Operation management of equipment is made efficient by verifying a plurality of operation management manipulations on a plurality of equipment and optimizing a manipulation order before executing the manipulations. A status of equipment in a status table; a content of a manipulation in a manipulation table; a process time of the manipulation in a manipulation time prediction table; and a status required for the manipulation in the manipulation table are memorized on an operation model managing server. When a plurality of manipulations are input for a plurality of equipment by an operation manager via an operation managing server, correctness of the manipulations is verified and a manipulation order is decided on an operation verifying server based on the various types of memorized information. Also, a manipulation end time of each manipulation is notified to the operation manager via the operation managing server.
摘要翻译：通过在执行操作之前验证多个设备上的多个操作管理操作并优化操作顺序，使设备的操作管理变得高效。状态表中的设备状态; 在操作表中的操作的内容; 处理时间预测表中的处理时间; 并且操作表中的操作所需的状态被存储在操作模型管理服务器上。当通过操作管理服务器通过操作管理器为多个设备输入多个操作时，验证操作的正确性，并且基于各种类型的存储信息来确定操作顺序在操作验证服务器上。此外，经由操作管理服务器将操作结束时间通知给操作管理者。

6. 发明授权

US08812880B2 Multiprocessor system and multigrain parallelizing compiler 有权
标题翻译：多处理器系统和多线并行编译器
公开(公告)号：US08812880B2
公开(公告)日：2014-08-19
申请号：US12654956
申请日：2010-01-11
申请人： Hironori Kasahara , Keiji Kimura , Jun Shirako , Masaki Ito , Hiroaki Shikano
发明人： Hironori Kasahara , Keiji Kimura , Jun Shirako , Masaki Ito , Hiroaki Shikano
IPC分类号： G06F1/00 , G06F9/50 , G06F1/32 , G06F9/45 , G06F9/48
CPC分类号： G06F9/5044 , G06F1/3203 , G06F1/324 , G06F1/3287 , G06F1/329 , G06F1/3296 , G06F8/456 , G06F9/30083 , G06F9/4893 , G06F9/5094 , Y02D10/126 , Y02D10/171 , Y02D10/172 , Y02D10/22 , Y02D10/24
摘要： Provided is a multiprocessor system and a compiler used in the system for automatically extracting tasks having parallelism from an input program to be processed, performing scheduling to efficiently operate processor units by arranging the tasks according to characteristics of the processor units, and generating codes for optimizing a system frequency and a power supply voltage by estimating a processing amount of the processor units.
摘要翻译：提供了一种在系统中使用的多处理器系统和编译器，用于从要处理的输入程序自动提取具有并行性的任务，通过根据处理器单元的特性布置任务来执行调度以有效地操作处理器单元，并且生成用于优化的代码通过估计处理器单元的处理量来确定系统频率和电源电压。

7. 发明申请

US20120314710A1 INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING SYSTEM, AND INFORMATION PROCESSING METHOD 审中-公开
标题翻译：信息处理装置，信息处理系统和信息处理方法
公开(公告)号：US20120314710A1
公开(公告)日：2012-12-13
申请号：US13577555
申请日：2011-01-14
申请人： Hiroaki Shikano
发明人： Hiroaki Shikano
IPC分类号： H04L12/56
CPC分类号： H04L47/32 , H04L47/10 , H04L47/122
摘要： In nodes (141-142) disposed between terminal devices (105-110) and a processing server (101), in response to the problem in which a central portion of a network gets congested when data from a variety of apparatuses, such as sensors or control devices, is passed as is over the network, determinations are made as to whether the nodes will process packets being sent from the terminal devices to the processing server. If it is determined that the nodes will process the packets, it will be possible for the nodes to minimize load on the central portion of the network by carrying out the processing in place of the processing server.
摘要翻译：在设置在终端装置（105-110）和处理服务器（101）之间的节点（141-142）中，响应于来自各种装置（例如传感器）的数据的网络的中央部分拥塞的问题或控制设备通过网络传递，确定节点是否将处理从终端设备发送到处理服务器的分组。如果确定节点将处理分组，则节点可以通过执行处理代替处理服务器来最小化网络中心部分的负载。

8. 发明授权

US08112754B2 Controlling body-bias voltage and clock frequency in a multiprocessor system for processing tasks 有权
标题翻译：控制多处理器系统中的体偏置电压和时钟频率，用于处理任务
公开(公告)号：US08112754B2
公开(公告)日：2012-02-07
申请号：US12172919
申请日：2008-07-14
申请人： Hiroaki Shikano
发明人： Hiroaki Shikano
IPC分类号： G06F9/46
CPC分类号： G06F9/5027 , G06F9/5066 , G06F9/5094 , G06F2209/5017 , H03K2217/0018 , Y02D10/22 , Y02D10/36
摘要： In case of a task scheduling processing that assigns plural divided execution program tasks to plural processor units, a multiprocessor system using SOI/MOS transistors employs two processes; one process is to determine an order to execute those tasks so as to reduce the program execution time and the other process is to control the system power upon task scheduling so as to control the clock signal frequency and the body-bias voltage to temporarily speed up the operation of a processor unit that processes another task that might affect the processing performance of one object task if there is dependency among those tasks.
摘要翻译：在将多个划分的执行程序任务分配给多个处理器单元的任务调度处理的情况下，使用SOI / MOS晶体管的多处理器系统采用两个处理; 一个过程是确定执行这些任务的顺序，以减少程序执行时间，另一个过程是在任务调度时控制系统电源，以便控制时钟信号频率和体偏置电压暂时加速处理器单元的操作，其处理可能影响一个对象任务的处理性能的另一任务，如果这些任务之间存在依赖关系。

9. 发明授权

US08051412B2 Global compiler for controlling heterogeneous multiprocessor 有权
标题翻译：用于控制异构多处理器的全局编译器
公开(公告)号：US08051412B2
公开(公告)日：2011-11-01
申请号：US11716563
申请日：2007-03-12
申请人： Hironori Kasahara , Keiji Kimura , Hiroaki Shikano
发明人： Hironori Kasahara , Keiji Kimura , Hiroaki Shikano
IPC分类号： G06F9/45
CPC分类号： G06F8/456
摘要： Performance of a heterogeneous multiprocessor is reduced as much as possible within a short time without any awareness of parallelization matched with a configuration of the heterogeneous multiprocessor. In a heterogeneous multiprocessor system, tasks having parallelism are automatically extracted by a compiler, a portion to be efficiently processed by a dedicated processor is extracted from an input program being a processing target, and processing time is estimated. Thus, by arranging the tasks according to PU characteristics, scheduling for efficiently operating a plurality of PU's in parallel is carried out.
摘要翻译：异构多处理器的性能在短时间内尽可能地减少，而并不意识到并行化与异构多处理器的配置相匹配。在异构多处理器系统中，由编译器自动提取具有并行性的任务，从作为处理目标的输入程序提取要由专用处理器高效处理的部分，并且估计处理时间。因此，通过根据PU特性布置任务，执行并行地高效地操作多个PU的调度。

10. 发明申请

US20060085582A1 Multiprocessor system 审中-公开
标题翻译：多处理器系统
公开(公告)号：US20060085582A1
公开(公告)日：2006-04-20
申请号：US11203284
申请日：2005-08-15
申请人： Hiroaki Shikano , Naohiko Irie
发明人： Hiroaki Shikano , Naohiko Irie
IPC分类号： G06F13/24
CPC分类号： G06F13/24
摘要： An interrupt notification network is provided for a multiprocessor system in which many processor units are installed. An interrupt notification source processor unit transmits an interrupt notification packet to an interrupt notification destination processor unit. The interrupt notification packet to be transmitted by the interrupt notification source processor unit contains an interrupt destination process ID. A control section for the interrupt notification network analyzes the transmitted interrupt notification packet, references a table that defines the correspondence between internally retained IDs of processes and processor units that perform the processes, determines the interrupt notification destination processor unit, and transmits the interrupt notification packet to the processor unit. Consequently, the multiprocessor system in which many processor units are installed is capable of performing an inter-processor unit multiplex coordination process for inter-processor unit process synchronization and process control, increasing the system throughput, and providing increased real-time capability.
摘要翻译：为其中安装许多处理器单元的多处理器系统提供中断通知网络。中断通知源处理器单元向中断通知目的地处理器单元发送中断通知分组。要由中断通知源处理器单元发送的中断通知包含有中断目的地处理ID。用于中断通知网络的控制部分分析发送的中断通知分组，引用定义进程的内部保留ID和处理器单元之间的对应关系的表，确定中断通知目的地处理器单元，并发送中断通知分组到处理器单元。因此，其中安装有许多处理器单元的多处理器系统能够执行用于处理器间单元处理同步和过程控制的处理器间单元复用协调处理，增加系统吞吐量并提供增加的实时能力。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式