专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140159804A1 HYBRID CHARGE PUMP AND METHOD FOR OPERATING THE SAME, POWER MANAGEMENT IC COMPRISING THE PUMP 有权
标题翻译：混合充电泵及其操作方法，包括泵的电源管理IC
公开(公告)号：US20140159804A1
公开(公告)日：2014-06-12
申请号：US14074025
申请日：2013-11-07
申请人： Jehyung YOON , Hyoung-Seok OH , Kyoung-Jin LEE , Sang-Ik CHO
发明人： Jehyung YOON , Hyoung-Seok OH , Kyoung-Jin LEE , Sang-Ik CHO
IPC分类号： H02M3/07
CPC分类号： H02M3/07
摘要： A hybrid charge pump including a hybrid circuit configured to snub an over shoot or under shoot present in an input pulse in a snubbing operation if a level of the pulse is a first level, store the pulse in a charging operation if the level of the pulse is a second level different from the first level, and generate a negative voltage from the stored pulse in a negative voltage generation operation.
摘要翻译：一种混合电荷泵，其包括混合电路，其被配置为如果脉冲的电平为第一电平，则在缓冲操作中的输入脉冲中存在过拍或下拍，如果所述脉冲的电平是与第一电平不同的第二电平，并且在负电压产生操作中从存储的脉冲产生负电压。

2. 发明申请

US20130265807A1 CLOCK-BASED SOFT-START CIRCUIT AND POWER MANAGEMENT INTEGRATED CIRCUIT DEVICE 有权
标题翻译：基于时钟的软启动电路和电源管理集成电路设备
公开(公告)号：US20130265807A1
公开(公告)日：2013-10-10
申请号：US13713615
申请日：2012-12-13
申请人： Kyoung-Jin Lee , Hee- Mun Bang , Hyoung-Seok Oh , Je-Hyung Yoon
发明人： Kyoung-Jin Lee , Hee- Mun Bang , Hyoung-Seok Oh , Je-Hyung Yoon
IPC分类号： G05F1/46
CPC分类号： G05F1/468 , H02M1/32 , H02M1/36 , H02M3/156
摘要： In a clock-based soft-start circuit configured to generate a soft-start reference voltage that restrains an inrush current at an initialization of power supplied to a DC-DC converter, the clock-based soft-start circuit comprises a time setting unit configured to set a soft-start time period in response to a clock signal. A ramp circuit is configured to generate a soft-start reference voltage which is ramped upward or downward between a base level and a reference voltage level during the soft start time period set by the time setting unit. In this manner, the clock-based soft-start circuit is applicable for all DC-DC converters and the soft-start in a linear slope is possible.
摘要翻译：在基于时钟的软启动电路中，基于时钟的软启动电路被配置为产生在提供给DC-DC转换器的电源的初始化时抑制浪涌电流的软启动基准电压，所述基于时钟的软启动电路包括：以响应于时钟信号设置软启动时间段。斜坡电路被配置为产生在由时间设置单元设置的软启动时间段期间在基准电平和基准电压电平之间上升或下降的软启动基准电压。以这种方式，基于时钟的软启动电路适用于所有DC-DC转换器，并且可以在线性斜率中进行软启动。

3. 发明授权

US08988136B2 Hybrid charge pump and method for operating the same, power management IC comprising the pump 有权
标题翻译：混合电荷泵及其操作方法，包括泵的电源管理IC
公开(公告)号：US08988136B2
公开(公告)日：2015-03-24
申请号：US14074025
申请日：2013-11-07
申请人： Jehyung Yoon , Hyoung-Seok Oh , Kyoung-Jin Lee , Sang-Ik Cho
发明人： Jehyung Yoon , Hyoung-Seok Oh , Kyoung-Jin Lee , Sang-Ik Cho
IPC分类号： H02M3/07
CPC分类号： H02M3/07
摘要： A hybrid charge pump including a hybrid circuit configured to snub an over shoot or under shoot present in an input pulse in a snubbing operation if a level of the pulse is a first level, store the pulse in a charging operation if the level of the pulse is a second level different from the first level, and generate a negative voltage from the stored pulse in a negative voltage generation operation.
摘要翻译：一种混合电荷泵，其包括混合电路，其被配置为如果脉冲的电平为第一电平，则在缓冲操作中的输入脉冲中存在过拍或下拍，如果所述脉冲的电平是与第一电平不同的第二电平，并且在负电压产生操作中从存储的脉冲产生负电压。

4. 发明申请

US20090256596A1 FLIP-FLOP, FREQUENCY DIVIDER AND RF CIRCUIT HAVING THE SAME 有权
标题翻译： FLIP-FLOP，FREQUENCY DIVIDER和RF电路
公开(公告)号：US20090256596A1
公开(公告)日：2009-10-15
申请号：US12400948
申请日：2009-03-10
申请人： Hyoung-seok Oh
发明人： Hyoung-seok Oh
IPC分类号： H03K21/00 , G06F7/44 , H03K3/289
CPC分类号： G06F7/68 , H03K3/356121 , H03K23/667
摘要： A flip-flop, and a frequency divider and an RF circuit using the flip-flop. The frequency divider, which receives a first signal and generates a second signal by dividing a frequency of the first signal, including a plurality of flip-flops that each latch and output a signal based on the first signal; and at least one switch unit that is switched in response to a control signal to modify a signal transfer path between the plurality of the flip-flops, wherein a different number of flip-flops are activated in response to each first and second status of the control signal so that the frequency of the first signal is divided by different multiples.
摘要翻译：触发器，以及使用触发器的分频器和RF电路。分频器，其接收第一信号并通过除以第一信号的频率产生第二信号，包括多个触发器，每个触发器基于第一信号锁存和输出信号; 以及响应于控制信号而被切换以修改多个触发器之间的信号传送路径的至少一个开关单元，其中不同数量的触发器响应于第一和第二状态控制信号使第一信号的频率除以不同的倍数。

5. 发明授权

US08049546B2 Flip-flop, frequency divider and RF circuit having the same 有权
标题翻译：触发器，分频器和RF电路具有相同的功能
公开(公告)号：US08049546B2
公开(公告)日：2011-11-01
申请号：US13028487
申请日：2011-02-16
申请人： Hyoung-seok Oh
发明人： Hyoung-seok Oh
IPC分类号： H03K3/12
CPC分类号： G06F7/68 , H03K3/356121 , H03K23/667
摘要： A flip-flop, and a frequency divider and an RF circuit using the flip-flop. The frequency divider, which receives a first signal and generates a second signal by dividing a frequency of the first signal, including a plurality of flip-flops that each latch and output a signal based on the first signal; and at least one switch unit that is switched in response to a control signal to modify a signal transfer path between the plurality of the flip-flops, wherein a different number of flip-flops are activated in response to each first and second status of the control signal so that the frequency of the first signal is divided by different multiples.
摘要翻译：触发器，以及使用触发器的分频器和RF电路。分频器，其接收第一信号并通过除以第一信号的频率产生第二信号，包括多个触发器，每个触发器基于第一信号锁存和输出信号; 以及响应于控制信号而被切换以修改多个触发器之间的信号传送路径的至少一个开关单元，其中不同数量的触发器响应于第一和第二状态控制信号使第一信号的频率除以不同的倍数。

6. 发明申请

US20110181330A1 FLIP-FLOP, FREQUENCY DIVIDER AND RF CIRCUIT HAVING THE SAME 有权
标题翻译： FLIP-FLOP，FREQUENCY DIVIDER和RF电路
公开(公告)号：US20110181330A1
公开(公告)日：2011-07-28
申请号：US13028487
申请日：2011-02-16
申请人： Hyoung-seok OH
发明人： Hyoung-seok OH
IPC分类号： H03K3/356
CPC分类号： G06F7/68 , H03K3/356121 , H03K23/667
摘要： A flip-flop, and a frequency divider and an RF circuit using the flip-flop. The frequency divider, which receives a first signal and generates a second signal by dividing a frequency of the first signal, including a plurality of flip-flops that each latch and output a signal based on the first signal; and at least one switch unit that is switched in response to a control signal to modify a signal transfer path between the plurality of the flip-flops, wherein a different number of flip-flops are activated in response to each first and second status of the control signal so that the frequency of the first signal is divided by different multiples.
摘要翻译：触发器，以及使用触发器的分频器和RF电路。分频器，其接收第一信号并通过除以第一信号的频率产生第二信号，包括多个触发器，每个触发器基于第一信号锁存和输出信号; 以及响应于控制信号而被切换以修改多个触发器之间的信号传送路径的至少一个开关单元，其中不同数量的触发器响应于第一和第二状态控制信号使第一信号的频率除以不同的倍数。

7. 发明授权

US07973574B2 Flip-flop, frequency divider and RF circuit having the same 有权
公开(公告)号：US07973574B2
公开(公告)日：2011-07-05
申请号：US12400948
申请日：2009-03-10
申请人： Hyoung-seok Oh
发明人： Hyoung-seok Oh
IPC分类号： H03K21/00
CPC分类号： G06F7/68 , H03K3/356121 , H03K23/667
摘要： A flip-flop, and a frequency divider and an RF circuit using the flip-flop. The frequency divider, which receives a first signal and generates a second signal by dividing a frequency of the first signal, including a plurality of flip-flops that each latch and output a signal based on the first signal; and at least one switch unit that is switched in response to a control signal to modify a signal transfer path between the plurality of the flip-flops, wherein a different number of flip-flops are activated in response to each first and second status of the control signal so that the frequency of the first signal is divided by different multiples.

8. 发明申请

US20070285175A1 TRIPLE CASCODE POWER AMPLIFIER OF INNER PARALLEL CONFIGURATION WITH DYNAMIC GATE BIAS TECHNIQUE 失效
标题翻译：具有动态门偏置技术的内部并联配置的三重放大器功率放大器
公开(公告)号：US20070285175A1
公开(公告)日：2007-12-13
申请号：US11843042
申请日：2007-08-22
申请人： Hyoung-Seok OH , Hyun-Kyu YU , Mun-Yang PARK , Cheon-Soo KIM
发明人： Hyoung-Seok OH , Hyun-Kyu YU , Mun-Yang PARK , Cheon-Soo KIM
IPC分类号： H03F3/68
CPC分类号： H03F3/191 , H03F1/223 , H03F1/301 , H03F3/72 , H03F2200/27 , H03F2203/7206
摘要： Provided is a power amplifier which fits to a deep-submicron technology in radio frequency wireless communication. The power amplifier includes a cascode including a first transistor which receives and amplifies an input signal, and a second transistor which is connected to the first transistor in series and operated by a DC bias voltage; a third transistor which is connected between the cascode and an output end, operated by a dynamic gate bias and outputting a signal; and a voltage divider which includes first and second capacitors that are connected between the output end, i.e. a drain of the third transistor, and a ground in series, and provides the dynamic bias to a gate of the third transistor.
摘要翻译：提供了一种适用于射频无线通信中的深亚微米技术的功率放大器。功率放大器包括：共源共栅，包括接收和放大输入信号的第一晶体管;以及第二晶体管，其串联连接到第一晶体管并由DC偏置电压驱动; 连接在共源共栅和输出端之间的第三晶体管，由动态栅极偏置操作并输出信号; 以及分压器，其包括连接在输出端（即，第三晶体管的漏极）和串联的地之间的第一和第二电容器，并且向第三晶体管的栅极提供动态偏置。

9. 发明授权

US08624573B2 Power converters including zero-current detectors and methods of power conversion 有权
标题翻译：电源转换器包括零电流检测器和电源转换方法
公开(公告)号：US08624573B2
公开(公告)日：2014-01-07
申请号：US13116296
申请日：2011-05-26
申请人： Jin-Hyuck Yu , Dong-Jin Keum , Hyoung-Seok Oh
发明人： Jin-Hyuck Yu , Dong-Jin Keum , Hyoung-Seok Oh
IPC分类号： G05F1/00
CPC分类号： H02M3/158 , H02M2001/0009
摘要： A power converter includes a zero-current detector having an adjustable offset voltage. The power converter includes a power converting unit and a switch driving circuit. The power converting unit generates a DC output voltage based on a pull-up driving signal, a pull-down driving signal and a DC input voltage. The switch driving circuit generates a first detection voltage signal based on the DC output voltage. The switch driving circuit includes a zero-current detector configured to adjust an offset voltage based on the first detection voltage signal and generate a zero-current detecting signal based on the offset voltage. The offset voltage and the zero-current detecting signal are associated with a current in the power converting unit. The switch driving circuit also includes a pulse-frequency modulating circuit configured to perform a pulse-frequency modulation (PFM) to generate the pull-up driving signal and the pull-down driving signal based on the zero-current detecting signal.
摘要翻译：功率转换器包括具有可调偏移电压的零电流检测器。电力转换器包括电力转换单元和开关驱动电路。功率转换单元基于上拉驱动信号，下拉驱动信号和DC输入电压产生DC输出电压。开关驱动电路基于直流输出电压产生第一检测电压信号。开关驱动电路包括：零电流检测器，被配置为基于第一检测电压信号调整偏移电压，并基于偏移电压产生零电流检测信号。偏移电压和零电流检测信号与功率转换单元中的电流相关联。开关驱动电路还包括：脉冲频率调制电路，被配置为基于零电流检测信号执行脉冲频率调制（PFM）以产生上拉驱动信号和下拉驱动信号。

10. 发明申请

US20110291632A1 Power Converters Including Zero-Current Detectors And Methods Of Power Conversion 有权
标题翻译：包括零电流检测器的电力转换器和电源转换方法
公开(公告)号：US20110291632A1
公开(公告)日：2011-12-01
申请号：US13116296
申请日：2011-05-26
申请人： Jin-Hyuck Yu , Dong-Jin Keum , Hyoung-Seok Oh
发明人： Jin-Hyuck Yu , Dong-Jin Keum , Hyoung-Seok Oh
IPC分类号： G05F1/618
CPC分类号： H02M3/158 , H02M2001/0009
摘要： A power converter includes a zero-current detector having an adjustable offset voltage. The power converter includes a power converting unit and a switch driving circuit. The power converting unit generates a DC output voltage based on a pull-up driving signal, a pull-down driving signal and a DC input voltage. The switch driving circuit generates a first detection voltage signal based on the DC output voltage. The switch driving circuit includes a zero-current detector configured to adjust an offset voltage based on the first detection voltage signal and generate a zero-current detecting signal based on the offset voltage. The offset voltage and the zero-current detecting signal are associated with a current in the power converting unit. The switch driving circuit also includes a pulse-frequency modulating circuit configured to perform a pulse-frequency modulation (PFM) to generate the pull-up driving signal and the pull-down driving signal based on the zero-current detecting signal
摘要翻译：功率转换器包括具有可调偏移电压的零电流检测器。电力转换器包括电力转换单元和开关驱动电路。功率转换单元基于上拉驱动信号，下拉驱动信号和DC输入电压产生DC输出电压。开关驱动电路基于直流输出电压产生第一检测电压信号。开关驱动电路包括：零电流检测器，被配置为基于第一检测电压信号调整偏移电压，并基于偏移电压产生零电流检测信号。偏移电压和零电流检测信号与功率转换单元中的电流相关联。开关驱动电路还包括：脉冲频率调制电路，被配置为基于零电流检测信号执行脉冲频率调制（PFM）以产生上拉驱动信号和下拉驱动信号

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式