会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Apparatus and method for DC offset reduction
    • 用于DC偏移减少的装置和方法
    • US06992526B2
    • 2006-01-31
    • US10794410
    • 2004-03-05
    • Jackie Cheng
    • Jackie Cheng
    • H03F1/02
    • H03F3/195H03F3/45475H03F3/45973H03F2200/294H03F2200/411
    • A feedback system has a settling time that is independent of the forward gain of the amplifier stage, and a feedback path that is responsive to the magnitude of DC offset in the output signal. Settling time may be made independent of the forward gain of the amplifier stage by providing a constant loop gain in the amplifier stage through active gain control of both the forward and linear feedback amplifier elements. The feedback path may be made responsive to the magnitude of DC offset in the output signal by providing a non-linear transconductance in the feedback path that varies the high pass corner and hence the DC offset reduction time of the amplifier stage in response the magnitude of DC offset in the output signal.
    • 反馈系统具有独立于放大器级的正向增益的稳定时间,以及响应于输出信号中的DC偏移的幅度的反馈路径。 可以通过在放大器级中通过正向和反馈放大器元件的有源增益控制提供恒定的环路增益来独立于放大器级的正向增益来建立稳定时间。 可以通过在反馈路径中提供非线性跨导来响应于输出信号中的DC偏移的幅度来反馈反馈路径,该反馈路径改变放大器级的高通角并因此响应于幅度大小的DC偏移减小时间 输出信号中的直流偏移。
    • 5. 发明授权
    • Tunable resonant circuit and voltage controlled oscillator using same
    • 可调谐谐振电路和压控振荡器使用相同
    • US06720834B2
    • 2004-04-13
    • US10121366
    • 2002-04-11
    • Evan S. McCarthyJackie Cheng
    • Evan S. McCarthyJackie Cheng
    • H03B512
    • H03B5/08H03B2201/0208H03B2201/0266H03J2200/10
    • A programmable capacitive network for use in a tunable resonant circuit is set forth that may be used in a number of different applications, but is particularly useful in the tuning of a voltage controlled oscillator formed on a substrate, such as a semiconductor substrate or the like. The programmable capacitive network includes a plurality of capacitive elements. An interconnected network of voltage gate elements and fuse elements are interconnected with the capacitive elements to selectively connect one or more of the plurality of capacitive elements in the resonant circuit in response to at least one program control signal. In accordance with one embodiment, the voltage gate elements are diodes.
    • 阐述了一种用于可调谐谐振电路的可编程电容网络,可用于许多不同的应用,但是在对诸如半导体衬底等的衬底上形成的压控振荡器进行调谐特别有用 。 可编程电容网络包括多个电容元件。 电压门元件和熔丝元件的互连网络与电容元件互连,以响应于至少一个程序控制信号选择性地连接谐振电路中的多个电容元件中的一个或多个。 根据一个实施例,电压门元件是二极管。
    • 7. 发明申请
    • Apparatus and method for DC offset reduction
    • 用于DC偏移减少的装置和方法
    • US20050195024A1
    • 2005-09-08
    • US10794410
    • 2004-03-05
    • Jackie Cheng
    • Jackie Cheng
    • H03F20060101H03F1/02
    • H03F3/195H03F3/45475H03F3/45973H03F2200/294H03F2200/411
    • A feedback system has a settling time that is independent of the forward gain of the amplifier stage, and a feedback path that is responsive to the magnitude of DC offset in the output signal. Settling time may be made independent of the forward gain of the amplifier stage by providing a constant loop gain in the amplifier stage through active gain control of both the forward and linear feedback amplifier elements. The feedback path may be made responsive to the magnitude of DC offset in the output signal by providing a non-linear transconductance in the feedback path that varies the high pass corner and hence the DC offset reduction time of the amplifier stage in response the magnitude of DC offset in the output signal.
    • 反馈系统具有独立于放大器级的正向增益的稳定时间,以及响应于输出信号中的DC偏移的幅度的反馈路径。 可以通过在放大器级中通过正向和反馈放大器元件的有源增益控制提供恒定的环路增益来独立于放大器级的正向增益来建立稳定时间。 可以通过在反馈路径中提供非线性跨导来响应于输出信号中的DC偏移的幅度来反馈反馈路径,该反馈路径改变放大器级的高通角并因此响应于幅度大小的DC偏移减小时间 输出信号中的直流偏移。
    • 9. 发明授权
    • Multiple-VCO tuning
    • 多VCO调谐
    • US06707342B1
    • 2004-03-16
    • US10114182
    • 2002-04-02
    • Jeffrey M. ZachanJackie ChengAlyosha C. Molnar
    • Jeffrey M. ZachanJackie ChengAlyosha C. Molnar
    • H03L7099
    • H03L7/10H03L7/099H03L7/18Y10S331/02
    • A tuning circuit for use in tuning multiple voltage-controlled oscillators (VCOs) of a phase-locked loop (PLL) is provided. A search algorithm is used to determine which VCO to use for a given frequency to be synthesized by the PLL. The tuning circuit provides a binary representation, associated with the frequency to synthesize, to the PLL. The PLL responds to this representation by attempting to synthesize the associated frequency. New binary representations are provided until an indication of a threshold frequency between multiple VCOs is determined. A record of the threshold frequency is stored. The binary representation of a frequency to be synthesized and the stored record of the threshold frequency are used to provide an indication of which VCO of the PLL to use to synthesize the desired frequency.
    • 提供了用于调谐锁相环(PLL)的多个压控振荡器(VCO)的调谐电路。 搜索算法用于确定要由PLL合成给定频率的哪个VCO。 调谐电路提供与PLL频率合成的二进制表示。 PLL通过尝试合成相关频率来响应该表示。 提供新的二进制表示,直到确定多个VCO之间的阈值频率的指示。 存储阈值频率的记录。 将要合成的频率的二进制表示和阈值频率的存储记录用于提供用于合成所需频率的PLL的哪个VCO的指示。
    • 10. 发明授权
    • Current mode output stage circuit with open loop DC offset reduction
    • 电流模式输出级电路,具有开环DC补偿减少
    • US06965256B2
    • 2005-11-15
    • US10856076
    • 2004-05-28
    • Jackie Cheng
    • Jackie Cheng
    • H02M3/18H03F3/45
    • G05F3/262
    • An output stage circuit for a current mode device provides open loop reduction or cancellation of DC offset in differential output signals. Differential input signals are received and sourcing current mirrors provide mirrors of the differential input signals to output nodes. Sinking current mirrors also provide mirrors of opposite polarity of the differential input signals to the output nodes corresponding to the opposing sourcing current mirrors. The summing of the mirror currents at the output nodes substantially reduces or eliminates the DC offset components present in the input signals.
    • 用于电流模式器件的输出级电路在差分输出信号中提供开环减小或DC补偿的消除。 差分输入信号被接收并且源电流镜提供差分输入信号到输出节点的反射镜。 下沉电流镜还提供与对应的源电流镜对应的输出节点的差分输入信号相反极性的反射镜。 在输出节点处的镜像电流的总和大大减少或消除输入信号中存在的DC偏移分量。